



Order

Now









TPS1H100-Q1

SLVSCM2C - OCTOBER 2014 - REVISED JUNE 2018

# TPS1H100-Q1 40-V, 100-m $\Omega$ Single-Channel Smart High-Side Power Switch

### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H3A
  - Device CDM ESD Classification Level C4B
- Single-Channel Smart High-Side Power Switch With Full Diagnostics
  - Version A: Open-Drain Status Output
  - Version B: Current Sense Analog Output
- Wide Operating Voltage 3.5 to 40 V
- Very-Low Standby Current, <0.5 μA
- Operating Junction Temperature, -40 to 150°C
- Input Control, 3.3-V and 5-V Logic Compatible
- High-Accuracy Current Sense, ±30 mA at 1 A, ±4 mA at 5 mA
- Programmable Current Limit With External Resistor, ±20% at 0.5 A
- Diagnostic Enable Function for Multiplexing of MCU Analog or Digital Interface
- Tested According to AECQ100-12 Grade A, 1 Million Times Short to GND Test
- Electrical Transient Disturbance Immunity Certification of ISO7637-2 and ISO16750-2
- Protection
  - Overload and Short-Circuit Protection
  - Inductive Load Negative Voltage Clamp
  - Undervoltage Lockout (UVLO) Protection
  - Thermal Shutdown/Swing With Self Recovery

- Loss of GND, Loss of Supply Protection
- Reverse Battery Protection With External Circuitry
- Diagnostic
  - On- and Off-State Output Open- and Short-to-Battery Detection
  - Overload and Short to Ground Detection and Current Limit
  - Thermal Shutdown/Swing Detection
- 14-Pin Thermally-Enhanced PWP Package

### 2 Applications

- High-Side Power Switch for Sub-Module
- Power Switch for Low-Wattage Lamp
- High-Side Relays and Solenoids
- PLC Digital Output Power Switch
- General Resistive, Inductive, and Capacitive Loads

### **3** Description


The TPS1H100-Q1 device is a fully protected highside power switch, with integrated NMOS power FET and charge pump, targeted for the intelligent control of the variable kinds of resistive, inductive, and capacitive loads. Accurate current sense and programmable current limit features differentiate it from the market.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS1H100-Q1	HTSSOP (14)	4.40 mm × 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Typical Application Schematic



Copyright © 2014–2018, Texas Instruments Incorporated

Page

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 6
	6.6	Timing Requirements – Current Sense Characteristics
	6.7	e na acterie de la companya de
	6.8	Typical Characteristics 11
7	Deta	ailed Description 15
	7.1	Overview 15
	7.2	Functional Block Diagram 16

	7.3	Feature Description	16
	7.4	Device Functional Modes	31
8	App	lication and Implementation	32
	8.1	Application Information	32
	8.2	Typical Application	32
9	Pow	er Supply Recommendations	37
10	Lay	out	37
	10.1	Layout Guidelines	37
	10.2	Layout Example	37
	10.3	Thermal Considerations	38
11	Dev	ice and Documentation Support	39
	11.1	Receiving Notification of Documentation Updates	39
	11.2	Community Resources	39
	11.3	Trademarks	39
	11.4	Electrostatic Discharge Caution	39
	11.5	Glossary	39
12	Mec	hanical, Packaging, and Orderable	
		mation	39

### 4 Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision B (June 2015) to Revision C	Page
•	Changed the <i>Pin Functions</i> table to alphabetical order and created separate columns for the Version A an B devices	
•	Added tablenotes to the Electrical Characteristics table	7
•	Added the Receiving Notification of Documentation Updates section	39
С	Changes from Revision A (January 2015) to Revision B	Page
•	Updated Figure 6 and Figure 7	10
•	Updated Figure 38	25

•	Updated Figure 39	26
•	Updated Figure 40	27
•	Added Community Resources	39

### Changes from Original (October 2014) to Revision A

•	Updated device status from preview to production data	
---	---	--




www.ti.com



#### TPS1H100-Q1 SLVSCM2C – OCTOBER 2014–REVISED JUNE 2018

# 5 Pin Configuration and Functions



### **Pin Functions**

	PIN	I/O		DESCRIPTION	
NAME	VER. A	VER. B	1/0	DESCRIPTION	
CL	13	13	0	Programmable current-limit pin. Connect to device GND if external current limit is not used.	
CS	—	14	0	Current-sense output. Leave floating if not used.	
DIAG_EN	12	12	I	Enable and disable pin for diagnostic functions. Connect to device GND if not used.	
GND	2	2	_	Ground pin	
IN	3	3	I	Input control for channel activation	
NC	1, 4, 11	1, 4, 11	_	No-connect pin; leave floating.	
OUT	5, 6, 7	5, 6, 7	0	Output, connected to load (NMOS source)	
ST	14	_	0	Open-drain diagnostic status output. Leave floating if not used.	
VS	8, 9, 10	8, 9, 10	I	Power supply; battery voltage	
Thermal pad	_	_	_	Thermal pad. Connect to device GND or leave floating.	

#### Specifications 6

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

	MIN	MAX	UNIT
Supply voltage <sup>(4)</sup> , t < 400 ms		48	V
Reverse polarity voltage <sup>(5)</sup>	-18		V
Continuous drain current	Internall	y limited	А
Reverse current on GND	-50	20	mA
Reverse current on GND, t < 120 s	-250	20	mA
Voltage on IN/DIAG_EN pin	-0.3	7	V
Current on IN /DIAG_EN pin	-30	2	mA
Voltage on ST pin	-0.3	7	V
Current on ST pin	-30	10	mA
IN pin PWM frequency		2	KHz
Voltage on CL pin	-0.3	7	V
Current on CL pin	-2	30	mA
Voltage on CS pin	-2.7	6.5	V
Current on CS pin	-2	30	mA
Inductive load switch-off energy dissipation, single pulse <sup>(6)</sup>		70	mJ
Operating ambient temperature	-40	125	°C
Operating junction temperature	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings (1) only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to GND. (2)

(3) Absolute negative voltage on these terminals is not to go below -0.3 V.

- (4) Absolute maximum voltage, withstand 48-V load dump voltage for 400 ms.
- (5)
- Reverse polarity condition: t < 60 s, reverse current < Irev1, GND pin 1-k $\Omega$  resistor in parallel with diode. Test condition:  $V_S = 13.5$  V, L = 8 mH, R = 0  $\Omega$ ,  $T_J = 150^{\circ}$ C. FR4 2s2p board, 2- x 70- $\mu$ m Cu, 2- x 35- $\mu$ m Cu. 600-mm<sup>2</sup> thermal pad (6) copper area.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM) AEC-Q100 Classification Level H3A <sup>(1)</sup>	VS, OUT, GND	±5000	
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM) AEC-Q100 Classification Level H2 <sup>(1)</sup>	Other pins	±4000	V
		Charged device model (CDM), per AEC Q100-011 <sup>(2)</sup>		±750	

The human-body model is a 107-pF capacitor discharged through a 1.5-k $\Omega$  resistor into each terminal. (1)

(2) The charged-device model is tested according to AEC\_Q100-011C.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Operating voltage	5	40	V
	Voltage on IN/DIAG_EN pin	0	5	V
	Voltage on ST pin	0	5	V
I <sub>o,nom</sub>	Nominal DC load current	0	4	А
TJ	Operating junction temperature range	-40	150	°C




### 6.4 Thermal Information

		TPS1H100-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	41	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	29.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.1	°C/W
ΨJT	Junction-to-top characterization parameter	0.9	°C/W
Ψјв	Junction-to-board characterization parameter	24.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The thermal data is based on JEDEC standard high-K profile – JESD 51-7. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.



- (1) 4-layer board: FR4 2s2p board, 2.8-mil copper (top/bottom), 1.4-mil copper (internal layers). 76.4- x 114.3- x 1.5-mm board size.
- (2) 2-layer board: FR4 2s0p board, 2.8-mil copper (top/bottom). 76.4- × 114.3- × 1.5-mm board size.

### Figure 1. $R_{\theta JA}$ Value vs Copper Area

SLVSCM2C-OCTOBER 2014-REVISED JUNE 2018

www.ti.com

ISTRUMENTS

EXAS

### 6.5 Electrical Characteristics

5 V < V\_S < 40 V; –40°C <  $T_{\rm J}$  < 150°C unless otherwise specified

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERAT	ING VOLTAGE					-
V <sub>S,nom</sub>	Nominal operating voltage		5		40	V
V <sub>S,op</sub>	Extended operating voltage	R <sub>DS(on)</sub> value increases maximum 20%, compared to 5 V, see R <sub>DS(on)</sub> parameter	3.5		5	V
V <sub>S,UVR</sub>	Undervoltage restart	$V_S$ rises up, $V_S > V_{S,UVR}$ , device turn on	3.5	3.7	4	V
V <sub>S,UVF</sub>	Undervoltage shutdown	$V_{S}$ falls down, $V_{S} < V_{S,UVF}$ , device shuts off	3	3.2	3.5	V
V <sub>UV,hys</sub>	Undervoltage shutdown, hysteresis			0.5		V
OPERAT	ING CURRENT					
		$V_{IN} = 5 V$ , $V_{DIAG_{EN}} = 0 V$ , no load			5	mA
Inom	Nominal operating current	$V_{IN} = 5 \text{ V},  V_{DIAG EN} = 0  \text{V}, 10-\Omega \text{ load}$			10	mA
1	Stondby surrent	$V_{S} = 13.5 \text{ V}, V_{IN} = V_{DIAG_{EN}} = V_{CS} = V_{CL} = V_{OUTPUT} = 0 \text{ V}, T_{J} = 25^{\circ}\text{C}$			0.5	μA
l <sub>off</sub>	Standby current	$V_{S} = 13.5 \text{ V}, V_{IN} = V_{DIAG\_EN} = V_{CS} = V_{CL} = V_{OUTPUT} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}$			5	μA
I <sub>off,diag</sub>	Standby current with diagnostic enabled	$V_{IN} = 0 V, V_{DIAG_{EN}} = 5 V$			1.2	mA
t <sub>off,deg</sub>	Standby mode deglitch time <sup>(1)</sup>	IN from high to low, if deglitch time > $t_{off,deg}$ , enters into standby mode.		2		ms
		$V_{S} = 13.5 \text{ V}, V_{IN} = V_{OUTPUT} = 0, T_{J} = 25^{\circ}\text{C}$			0.5	μA
l <sub>leak,out</sub>	Off-state output leakage current	V <sub>S</sub> = 13.5 V, V <sub>IN</sub> = V <sub>OUTPUT</sub> = 0, T <sub>J</sub> = 125°C			3	μA
POWER \$	STAGE					
		$V_{\rm S} > 5 \text{ V}, \text{ T}_{\rm J} = 25^{\circ}\text{C}$		80	100	mΩ
R <sub>DS-ON</sub>	On-state resistance	V <sub>S</sub> > 5 V, T <sub>J</sub> = 150°C			166	mΩ
		$V_{\rm S} = 3.5 \text{ V}, \text{ T}_{\rm J} = 25^{\circ}\text{C}$			120	mΩ
l <sub>lim,nom</sub>	Internal current limit		7		13	А
		Internal current limit, thermal cycling condition		5		А
II <sub>im,tsd</sub>	Current limit during thermal shutdown	External current limit, thermal cycling condition; Percentage of current limit set value		50%		
V <sub>DS</sub>	Clamp drain-to-source voltage internally clamped		50		70	V
OUTPUT	DIODE CHARACTERISTICS					
V <sub>F</sub>	Drain-to-source diode voltage	$V_{IN} = 0, I_{OUT} = -0.2 \text{ A}$		0.7		V
I <sub>rev1</sub>	Continuous reverse current when reverse polarity <sup>(2)</sup>	t < 60 s, V <sub>S</sub> = 13.5 V, GND pin 1-kΩ resistor in parallel with diode. T <sub>J</sub> = 25°C. See I <sub>rev1</sub> test condition (Figure 6).		4		A
I <sub>rev2</sub>	Continuous reverse current when $V_{OUT} > V_{S} + V_{diode}^{(2)}$	t < 60 s, $V_S$ = 13.5 V. $T_J$ = 25°C. See I <sub>rev2</sub> test condition (Figure 7).		2		А
LOGIC IN	IPUT (IN AND DIAG_EN)	· ·			ľ	
V <sub>logic,h</sub>	Input or DIAG_EN high-level voltage		2			V
V <sub>logic,I</sub>	Input or DIAG_EN low-level voltage				0.8	V
V <sub>logic,hys</sub>	Input or DIAG_EN hysteresis voltage			250		mV
R <sub>pd,in</sub>	Input pulldown resistor			500		kΩ
R <sub>pd,diag</sub>	Diag pulldown resistor			150		kΩ

(1)

Value is specified by design, not subject to production test. Value is based on the minimum value of the 10 pcs/3 lots samples. (2)

Copyright © 2014–2018, Texas Instruments Incorporated



### **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DIAGNOS	TICS						
I <sub>loss,gnd</sub>	Loss-of-ground output leakage current				100	μA	
V <sub>ol,off</sub>	Open-load detection threshold in off- state	$V_{IN} = 0 V$ , When $V_S - V_{OUT} < V_{ol,off}$ , duration longer than $t_{ol,off}$ . Open load detected.	1.4	1.8	2.6	V	
I <sub>ol,off</sub>	Off-state output sink current with open load	V <sub>IN</sub> = 0 V, V <sub>S</sub> = V <sub>OUT</sub> = 13.5 V, T <sub>J</sub> = 125°C.			-50	μA	
t <sub>ol,off</sub>	Open-load detection-threshold deglitch time in off state	$V_{IN} = 0 V$ , When $V_S - V_{OUT} < V_{ol,off}$ , duration longer than $t_{ol,off}$ . Open load detected.		600		μs	
I <sub>ol,on</sub>	Open-load detection threshold in on state	$V_{IN} = 5 V$ , when $I_{OUT} < I_{ol,on}$ , duration longer than $t_{ol,on}$ . Open load detected. Version A only	2	6	10	mA	
t <sub>ol,on</sub>	Open-load detection-threshold deglitch time in on-state	$V_{IN} = 5 V$ , when $I_{OUT} < I_{ol,on}$ , duration longer than $t_{ol,on}$ . Open load detected. Version A only		700		μs	
V <sub>ST</sub>	Status low output voltage	I <sub>ST</sub> = 2 mA Version A only			0.4	V	
T <sub>SD</sub>	Thermal shutdown threshold			175			
T <sub>SD,rst</sub>	Thermal shutdown status reset			155			
T <sub>sw</sub>	Thermal swing shutdown threshold	hold 60					
T <sub>hys</sub>	Hysteresis for resetting the thermal shutdown and swing			10			
CURRENT	SENSE (VERSION B) AND CURRENT L	міт	*				
К	Current sense current ratio			500			
K <sub>CL</sub>	Current limit current ratio			2000			
-		I <sub>load</sub> ≥ 5 mA	-80		80		
		I <sub>load</sub> ≥ 25 mA	-10		10		
dK/K	Current-sense accuracy	I <sub>load</sub> ≥ 50 mA	-7		7	' %	
		I <sub>load</sub> ≥ 0.1 A	-5		5		
		I <sub>load</sub> ≥ 1 A	-3		3	1	
dK /K	External current-limit accuracy <sup>(3)(4)</sup>	L > 0.5 A				%	
dK <sub>CL</sub> /K <sub>CL</sub>		I <sub>limit</sub> ≥ 1.6 A	-14		14	70	
V <sub>CS,lin</sub>	Linear current sense voltage range <sup>(1)</sup>	$V_{S} \ge 5 V$	0		4	V	
I <sub>OUT,lin</sub>	Linear output current range <sup>(1)</sup>	$V_{S} \ge 5 \text{ V}, V_{CS,lin} \le 4 \text{ V}$	0		4	А	
		$V_{S} \ge 7 V$	4.3	4.75	4.9		
V <sub>CS,H</sub>	Current-sense fault high voltage	$V_{S} \ge 5 V$	Min(V <sub>S</sub> – 0.8, 4.3)		4.9	V	
I <sub>CS,H</sub>	Current sense fault condition current	$V_{CS} = 4.3 \text{ V}, \text{ V}_{S} > 7 \text{ V}$	10			mA	
V <sub>CL,th</sub>	Current limit internal threshold voltage <sup>(1)</sup>			1.233		V	
I <sub>CS,leak</sub>	Current sense leakage current in	$V_{\text{IN}}$ = 5 V, $R_{\text{load}}$ = 10 $\Omega,  V_{\text{DIAG}\_\text{EN}}$ = 0 V, $T_{\text{J}}$ = 125°C			1	μA	
00,100K	disabled mode	V <sub>IN</sub> = 0 V, V <sub>DIAG EN</sub> = 0 V, T <sub>J</sub> = 125°C			1	μA	

(3) (4) External current-limit accuracy is only applicable to overload conditions greater than 1.5x the current-limit setting. External current-limit setting is recommended to be higher than 500 mA.

### TPS1H100-Q1

SLVSCM2C-OCTOBER 2014-REVISED JUNE 2018

www.ti.com

**ISTRUMENTS** 

EXAS

## 6.6 Timing Requirements – Current Sense Characteristics<sup>(1)</sup>

			MIN	NOM	MAX	UNIT
t <sub>CS,off1</sub>	CS settling time from DIAG disabled	$V_{\text{IN}}$ = 5 V, $I_{\text{load}}$ ≥ 5 mA. $V_{\text{DIAG}_{\text{EN}}}$ from 5 to 0 V. CS to 10% of sense value.			10	μs
t <sub>CS,on1</sub>	CS settling time from DIAG enabled	$V_{\text{IN}}$ = 5 V, $I_{\text{load}}$ ≥ 5 mA. $V_{\text{DIAG}_{\text{EN}}}$ from 0 to 5 V. CS to 90% of sense value.			10	μs
Ico "c	CS settling time	$V_{DIAG\_EN}$ = 5 V, $I_{load}$ ≥ 5 mA. IN from 5 to 0 V. CS to 10% of sense value.			10	μs
	from IN falling edge	$V_{DIAG_{EN}} = 5 \text{ V}, \text{ I}_{load} \ge 5 \text{ mA}.$ IN from 5 to 0 V. Current limit triggered.			180	μs
t <sub>CS,on2</sub>	CS settling time from IN rising edge	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{load}$ ≥ 100 mA. $V_{IN}$ from 0 to 5 V. CS to 90% of sense value.			150	μs

(1) Value specified by design, not subject to production test.






Figure 2. CS Delay Characteristics









8



### 6.7 Switching Characteristics

 $V_{VS}$  = 13.5 V,  $R_{load}$  = 10  $\Omega$ , over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP MA	K UNIT
t <sub>d,ON</sub>	Turn-on delay time	IN rising edge to $V_{OUT}$ = 10%, DIAG_EN high	20	5	0 µs
t <sub>d,OFF</sub>	Turn-off delay time	IN falling edge to V <sub>OUT</sub> = 90%, DIAG_EN high	20	5	0 µs
dV/dt <sub>ON</sub>	Slew rate on	V <sub>OUT</sub> = 10% to 90%, DIAG_EN high	0.1	0.	5 V/µs
dV/dt <sub>OFF</sub>	Slew rate off	V <sub>OUT</sub> = 90% to 10%, DIAG_EN high	0.1	0.	5 V/µs
	Slew rate on and off matching		-0.15	0.1	5 V/µs

(1) Value specified by design, not subject to production test.







Figure 5. Switching Characteristics Diagram














### 6.8 Typical Characteristics

All the following data are based on the mean value of the three lots samples,  $V_{VS}$  = 13.5 V if not specified.



Copyright © 2014–2018, Texas Instruments Incorporated

TPS1H100-Q1

SLVSCM2C-OCTOBER 2014-REVISED JUNE 2018


www.ti.com

**ISTRUMENTS** 

**EXAS** 


### **Typical Characteristics (continued)**

All the following data are based on the mean value of the three lots samples,  $V_{VS}$  = 13.5 V if not specified.





### **Typical Characteristics (continued)**



All the following data are based on the mean value of the three lots samples,  $V_{VS}$  = 13.5 V if not specified.

TPS1H100-Q1

SLVSCM2C-OCTOBER 2014-REVISED JUNE 2018


www.ti.com

STRUMENTS

EXAS

### **Typical Characteristics (continued)**

All the following data are based on the mean value of the three lots samples,  $V_{VS}$  = 13.5 V if not specified.





### 7 Detailed Description

### 7.1 Overview

The TPS1H100-Q1 is a single-channel, fully-protected, high-side power switch with an integrated NMOS power FET and charge pump. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. A programmable current-limit function greatly improves the reliability of the whole system. The device diagnostic reporting has two versions to support both digital status and analog current-sense output, both of which can be set to the high-impedance state when diagnostics are disabled, for multiplexing the MCU analog or digital interface among devices.

For version A, the digital status report is implemented with an open-drain structure. When a fault condition occurs, it pulls down to GND. A 3.3- or 5-V external pullup is required to match the microcontroller supply level. For version B, high-accuracy current sensing allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 / K of the load current, which is reflected as voltage on the CS pin. K is a constant value across the temperature and supply voltage. The current-sensing function operates normally within a wide linear region from 0 to 4 V. The CS pin can also report a fault by pulling up the voltage of  $V_{CS,h}$ .

The external high-accuracy current limit allows setting the current limit value by application. It highly improves the reliability of the system by clamping the inrush current effectively under start-up or short-circuit conditions. Also, it can save system costs by reducing PCB trace, connector size, and the preceding power-stage capacity. An internal current limit is also implemented in this device. The lower value of the external or internal current-limit value is applied.

An active drain and source voltage clamp is built in to address switching off the energy of inductive loads, such as relays, solenoids, pumps, motors, and so forth. During the inductive switching-off cycle, both the energy of the power supply ( $E_{BAT}$ ) and the load ( $E_{LOAD}$ ) are dissipated on the high-side power switch itself. With the benefits of process technology and excellent IC layout, the TPS1H100-Q1 device can achieve excellent power dissipation capacity, which can help save the external free-wheeling circuitry in most cases. See *Inductive-Load Switching-Off Clamp* for more details.


Short-circuit reliability is critical for smart high-side power-switch devices. The standard of AEC-Q100-012 is to determine the reliability of the devices when operating in a continuous short-circuit condition. Different grade levels are specified according to the pass cycles. This device is qualified with the highest level, Grade A, 1 million times short-to-GND certification.

The TPS1H100-Q1 device can be used as a high-side power switch for a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, and heaters.

Texas Instruments

www.ti.com

### 7.2 Functional Block Diagram



### 7.3 Feature Description


### 7.3.1 Accurate Current Sense

For version B, the high-accuracy current-sense function is internally implemented, which allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 / K of the load current, flowing out to the external resistor between the CS pin and GND, and reflected as voltage on the CS pin.

K is the ratio of the output current and the sense current. It is a constant value across the temperature and supply voltage. Each device was internally calibrated while in production, so post-calibration by users is not required in most cases.



### **Feature Description (continued)**





Ensure the CS voltage is in the linear region (0 to 4 V) during normal operation. Calculate R<sub>CS</sub> with Equation 1.

$$R_{CS} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K}{I_{out}}$$
(1)

Also, when a fault condition occurs, CS works as a diagnostics report pin. When an open load or short to battery occurs in the on-state,  $V_{CS}$  almost equals 0. When current limit, thermal shutdown/swing, open load, or short to battery in the off-state occurs, the voltage is pulled up to  $V_{CS,h}$ . Figure 30 shows a typical current-sense voltage according to the operating conditions, including fault conditions.



### Feature Description (continued)




Figure 30. Voltage Indication on the Current-Sense Pin




Figure 31. Current-Sense and Current-Limit Block Diagram

### 7.3.2 Programmable Current Limit

A high-accuracy current limit allows higher reliability, which protects the power supply during short circuit or power up. Also, it can save system costs by reducing PCB traces, connector size, and the capacity of the preceding power stage.

Current limit offers protection from overstressing to the load and integrated power FET. Current limit holds the current at the set value, and pulls up the CS pin to  $V_{CS,h}$  as a diagnostic report. The two current-limit thresholds are:

External programmable current limit -- An external resistor is used to convert a proportional load current into a voltage, which is compared with an internal reference voltage, V<sub>th,cl</sub>. When the voltage on the CL pin exceeds V<sub>th,cl</sub>, a closed loop steps in immediately. V<sub>GS</sub> voltage regulates accordingly, leading to the V<sub>ds</sub> voltage regulation. When the closed loop is set up, the current is clamped at the set value. The external programmable current limit provides the capability to set the current-limit value by application.



#### Feature Description (continued)

SLVSCM2C - OCTOBER 2014 - REVISED JUNE 2018

TPS1H100-Q1

Internal current limit -- The internal current limit is fixed and typically 10 A. To use the internal current limit for large-current applications, tie the CL pin directly to the device GND.

Both the internal current limit ( $I_{lim,nom}$ ) and external programmable current limit are always active when  $V_{VS}$  is powered and IN is high. The lower one (of  $I_{lim,nom}$  and the external programmable current limit) is applied as the actual current limit.

Note that if a GND network is used (which leads to the level shift between the device GND and board GND), the CL pin must be connected with device GND. Calculate R<sub>CL</sub> with Equation 2.

$$I_{CL} = \frac{V_{CL,th}}{R_{CL}} = \frac{I_{out}}{K_{CL}} \rightarrow R_{CL} = \frac{V_{CL,th} \times K_{CL}}{I_{out}}$$
(2)

For better protection from a hard short-to-GND condition (when V<sub>S</sub> and input are high and a short to GND happens suddenly), an open-loop fast-response behavior is set to turn off the channel, before the current-limit closed loop is set up. The open-loop response time is around 1 µs. With this fast response, the device can achieve better inrush-suppression performance.

### 7.3.3 Inductive-Load Switching-Off Clamp

When an inductive load is switching off, the output voltage is pulled down to negative, due to the inductance characteristics. The power FET may break down if the voltage is not clamped during the current-decay period. To protect the power FET in this situation, internally clamp the drain-to-source voltage, namely V<sub>DS.clamp</sub>, the clamp diode between the drain and gate.

$$V_{\text{DS,clamp}} = V_{\text{BAT}} - V_{\text{OUT}}$$
(3)

During the current-decay period (T<sub>DECAY</sub>), the power FET is turned on for inductance-energy dissipation. Both the energy of the power supply (E<sub>BAT</sub>) and the load (E<sub>LOAD</sub>) are dissipated on the high-side power switch itself, which is called E<sub>HSD</sub>. If resistance is in series with inductance, some of the load energy is dissipated in the resistance.

$$E_{HSD} = E_{BAT} + E_{LOAD} = E_{BAT} + E_{L} - E_{R}$$
(4)

From the high-side power switch's view, E<sub>HSD</sub> equals the integration value during the current-decay period.

$$E_{HSD} = \int_{0}^{t_{DECAY}} V_{DS,clamp} \times I_{OUT}(t) dt$$

$$T_{DECAY} = \frac{L}{R} \times ln \left( \frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{R} \right)$$
(5)

$$E_{HSD} = L \times \frac{V_{BAT} + |V_{OUT}|}{R^2} \times \left[ R \times I_{OUT(MAX)} - |V_{OUT}| ln \left( \frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right) \right]$$
(6)
(6)

When R approximately equals 0,  $E_{HSD}$  can be given simply as:

$$\mathsf{E}_{\mathsf{HSD}} = \frac{1}{2} \times \mathsf{L} \times \mathsf{I}^{2}_{\mathsf{OUT}(\mathsf{MAX})} \quad \frac{\mathsf{V}_{\mathsf{BAT}} + |\mathsf{V}_{\mathsf{OUT}}|}{\mathsf{R}^{2}}$$
(8)

(7)



### Feature Description (continued)




Figure 32. Driving Inductive Load





Figure 33. Inductive-Load Switching-Off Diagram

As discussed previously, when switching off, battery energy and load energy are dissipated on the high-side power switch, which leads to the large thermal variation. For each high-side power switch, the upper limit of the maximum safe power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition. TI provides the upper limit of single-pulse energy that devices can tolerate under the test condition:  $V_{VS} = 13.5$  V, inductance from 0.1 mH to 400 mH, R = 0  $\Omega$ , FR4 2s2p board, 2- x 70-µm copper, 2- x 35-µm copper, thermal pad copper area 600 mm<sup>2</sup>.

For one dedicated inductance, see Figure 34. If the maximum switching-off current is lower than the current value shown on the curve, the internal clamp function can be used for the demagnetization energy dissipation. If not, external free-wheeling circuitry is necessary for device protection.



### Feature Description (continued)





### 7.3.4 Full Protections and Diagnostics

Table 1 is when DIAG\_EN enabled. When DIAG\_EN is low, current sense or ST is disabled accordingly. The output is in high-impedance mode. Refer to Table 2 for details.

|--|

CONDITIONS	IN	Ουτ	CRITERION	ST (Version A)	CS (Version B)	Diagnostics Recovery
L		L		Н	0	
Normal	Н	Н		Н	In linear region	
Short to GND	Н	L	Current limit triggered.	L	V <sub>CS,h</sub>	AUTO
Open load <sup>(1)</sup> Short to battery	Н	н	Version A: Output current < I <sub>ol,on</sub> Version B: Judged by users	L (deglitch)	Almost 0	AUTO
Reverse polarity	L	Н	$V_{VS} - V_{OUT} < V_{ol,off}$	L (deglitch)	V <sub>CS,h</sub> (deglitch)	AUTO
Thermal shutdown			L	V <sub>CS,h</sub>	Recovery when temp < T <sub>SD,rst</sub>	
Thermal swing	Н		T <sub>sw</sub> triggered	L	V <sub>CS,h</sub>	AUTO

(1) Need external pullup resistor during off-state

#### Table 2. DIAG\_EN Logic Table

DIAG_EN	<b>IN</b> Condition	Protections and Diagnostics			
HIGH	ON	See Table 1			
	OFF	See Table 1			
	ON	Diagnostics disabled, protection normal CS or ST is high Impedance			
LOW	OFF	Diagnostics disabled, no protections CS or ST is high impedance			

### TPS1H100-Q1

SLVSCM2C-OCTOBER 2014-REVISED JUNE 2018



### 7.3.4.1 Short-to-GND and Overload Detection

In the on state, the short-to-GND fault is reported as the low status output or  $V_{CS,h}$  on CS, when a current limit is triggered. The lower one of the internal and external set values is applied for the actual current limit. It is in auto-recovery when the fault condition is cleared. If not cleared, thermal shutdown triggers to protect the power FET.

### 7.3.4.2 Open-Load Detection

In the on state for version A, if the current flowing through the output is less than I<sub>ol,on</sub>, the device recognizes an open-load fault. For version B, faults are diagnosed by reading the voltage on the CS pin and judged by the user. A benefit of high-accuracy current sense down to a verylow current range, this device can achieve a very low open-load detection threshold, which correspondingly expands the normal operation region. TI suggests 10 mA as the upper limit for the open-load detection threshold and 25 mA as the lower limit for the normal operation current. In Figure 35, the recommended open-load detection region is shown as the dark-shaded region and the light-shaded region is for normal operation. As a guideline, do not overlap these two regions.





Figure 35. On-State Open-Load Detection and Normal-Operation Diagram

In the off state, if a load is connected, the output voltage is pulled to 0 V. In the case of an open load, the output voltage is close to the supply voltage,  $V_S - V_{OUT} < V_{ol,off}$ . For version A, the ST pin goes low to indicate the fault to the MCU. For version B, the CS pin is pulled up to  $V_{CS,h}$ . There is always a leakage current  $I_{ol,off}$  present on the output, due to the internal logic control path or external humidity, corrosion, and so forth. Thus, TI recommends an external pullup resistor to offset the leakage current. This pullup current should be less than the output load current to avoid false detection in the normal operation mode. To reduce the standby current, TI recommends always to use a switch in series with? the pullup resistor. TI recommends  $R_{pu} \le 15 \text{ k}\Omega$ .





#### 7.3.4.3 Short-to-Battery Detection

Short-to-battery detection has the same detection mechanism and behavior as open-load detection, both in the on-state and off-state. See the fault truth table, Table 1, for more details. In the on-state, the reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case for off-state is when reverse current occurs. In the off-state, if  $V_{OUT} - V_{VS} < V_F$ , short to battery can be detected. (V<sub>F</sub> is the body diode forward voltage and typically 0.7 V.) However, the reverse current does not occur. If  $V_{OUT} - V_{VS} > V_F$ , short to battery can be detected, and the reverse current should be lower than  $I_{rev2}$  to ensure the survival of the device. TI recommends switching on the input for lower power dissipation or the reverse block circuitry for the supply. See *Reverse Current Protection* for more external protection circuitry information.

#### 7.3.4.4 Reverse-Polarity Detection

Reverse-polarity detection has the same detection mechanism and behavior as open-load detection, both in the on-state and off-state. See the fault truth table, Table 1, for more details. In the on-state, the reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case off-state is when reverse current occurs. In off-state, the reverse current should be lower than I<sub>rev1</sub> to ensure the survival of the device. See *Reverse Current Protection* for more external protection circuitry information.

#### 7.3.4.5 Thermal Protection Behavior

Both the absolute temperature thermal shutdown and the dynamic temperature thermal swing diagnostic and protection are built into the device to increase the maximum reliability of the power FET. Thermal swing is active when the temperature of the power FET is increasing sharply, that is  $\Delta T = T_{DMOS} - T_{Logic} > T_{sw}$ , then the output is shut down, and the ST pin goes low, or the CS pin is pulled up to  $V_{CS,h}$ . It auto-recovers and clears the fault signal until  $\Delta T = T_{DMOS} - T_{Logic} < T_{sw} - T_{hys}$ . Thermal swing function improves device reliability against repetitive fast thermal variation, as shown in Figure 37. Multiple thermal swings are triggered before thermal shutdown happens. Thermal shutdown is active when absolute temperature T > T\_{SD}. When active, the output is shut down, and the ST pin goes low, or the CS pin is pulled up to  $V_{CS,h}$ . The output is auto-recovered when T < T\_{SD} - T\_{hys}; the current limit is reduced to  $I_{lim,tsd}$ , or half of the programmable current limit value, to avoid repeated thermal shutdown. However, the thermal shutdown fault signal and half-current limit value are not cleared until the junction temperature decreases to less than T\_{SD,rst}.






Figure 37. Thermal Behavior

### 7.3.4.6 UVLO Protection

The device monitors the supply voltage  $V_{VS}$  to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{VS,UVF}$ , the output stage is shut down automatically. When the supply rises up to  $V_{VS,UVR}$ , the device turns on.



#### 7.3.4.7 Loss of GND Protection

When loss of GND occurs, output is turned off regardless of whether the input signal is high or low.

**Case 1 (loss of device GND):** Loss of GND protection is active when the Tab,  $I_{C_{GND}}$ , and current limit GND are one trace connected to the board GND, as shown in Figure 38. Tab floating is also a choice.




Figure 38. Loss of Device GND

INSTRUMENTS

**EXAS** 

www.ti.com

**Case 2 (loss of module GND):** When the whole ECU module GND is lost, protections are also active. At this condition, the load GND remains connected.




Figure 39. Loss of Module GND



### 7.3.4.8 Loss of Power Supply Protection

When loss of supply occurs, output is turned off regardless of whether the input is high or low. For a resistive or capacitive load, loss-o-supply protection is easy to achieve due to no more power. The worst case is a charged inductive load. In this case, the current is driven from all of the IOs to maintain the inductance output loop. TI recommends either the MCU serial resistor plus the GND network (diode and resistor in parallel) or external free-wheeling circuitry.




Figure 40. Loss of Battery

TPS1H100-Q1

SLVSCM2C-OCTOBER 2014-REVISED JUNE 2018

### 7.3.4.9 Reverse Current Protection

Method 1: Block diode connected with  $V_S$ . Both the device and load are protected when in reverse polarity.




Figure 41. Reverse Protection With Block Diode



**Method 2 (GND network protection):** Only the high-side device is protected under this connection. The load reverse loop is limited by the load itself. Note when reverse polarity happens, the continuous reverse current through the power FET should be less than  $I_{rev}$ . Of the three types of ground pin networks, TI strongly recommends type 3 (the resistor and diode in parallel). No matter what types of connection are between the device GND and the board GND, if a GND voltage shift happens, ensure the following proper connections for the normal operation:

- Leave the NC pin floating or connect to the device GND. TI recommends to leave floating.
- Connect the current limit programmable resistor to the device GND.




Figure 42. Reverse Protection With GND Network

• **Type 1 (resistor):** The higher resistor value contributes to a better current limit effect when the reverse battery or negative ISO pulses. However, it leads to higher GND shift during normal operation mode. Also, consider the resistor's power dissipation.

$$R_{GND} \le \frac{V_{GNDshift}}{I_{nom}}$$
$$R_{GND} \ge \frac{(-V_{CC})}{(-I_{GND})}$$

(9)

(10)

where

- $V_{GNDshift}$  is the maximum value for the GND shift, determined by the HSD and microcontroller. TI suggests a value  $\leq 0.6$  V.
- I<sub>nom</sub> is the nominal operating current.
- -V<sub>CC</sub> is the maximum reverse voltage seen on the battery line.
- -I<sub>GND</sub> is the maximum reverse current the ground pin can withstand, which is available in the *Absolute Maximum Ratings*.

If multiple high-side power switches are used, the resistor can be shared among devices.

Type 2 (diode): A diode is needed to block the reverse voltage, which also brings a ground shift (≈ 600 mV).



However, an inductive load is not acceptable to avoid an abnormal status when switching off.

Type 3 (resistor and diode in parallel (recommended)): A peak negative spike may occur when the inductive load is switching off, which may damage the HSD or the diode. So, TI recommends a resistor in parallel with the diode when driving an inductive load. The recommended selection are 1-kΩ resistor in parallel with an I<sub>F</sub> > 100-mA diode. If multiple high-side switches are used, the resistor and diode can be shared among devices.

#### 7.3.4.10 Protection for MCU I/Os

In many conditions, such as the negative ISO pulse, or the loss of battery with an inductive load, a negative potential on the device GND pin may damage the MCU I/O pins [more likely, the internal circuitry connected to the pins]. Therefore, the serial resistors between MCU and HSD are required.

Also, for proper protection against loss of GND, TI recommends 4.7 k $\Omega$  when using 3.3-V MCU I/Os; 10 k $\Omega$  is for 5-V applications.




Figure 43. MCU IO Protections

### 7.3.5 Diagnostic Enable Function

The diagnostic enable pin, DIAG\_EN, offers multiplexing of the microcontroller diagnostic input for current sense or digital status, by sharing the same sense resistor and ADC line or I/O port among multiple devices.



In addition, during the output-off period, the diagnostic disable function lowers the current consumption for the standby condition. The three working modes in the device are normal mode, standby mode, and standby mode with diagnostic. If off-state power saving is required in the system, the standby current is <500 nA with DIAG\_EN low. If the off-state diagnostic is required in the system, the typical standby current is around 1 mA with DIAG\_EN high.

### 7.4 Device Functional Modes

### 7.4.1 Working Mode

The three working modes in the device are normal mode, standby mode, and standby mode with diagnostic. If an off-state power saving is required in the system, the standby current is less than 500 nA with DIAG\_EN low. If an off-state diagnostic is required in the system, the typical standby current is around 1 mA with DIAG\_EN high. Note that to enter standby mode requires IN low and t >  $t_{off,deg}$ .  $t_{off,deg}$  is the standby-mode deglitch time, which is used to avoid false triggering. Figure 44 shows a work-mode state-machine state diagram.




Figure 44. Work-Mode State Machine

TEXAS INSTRUMENTS

www.ti.com

### 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 8.1 Application Information

The following discussion notes how to implement the device to distinguish the different fault modes and implement a ? transient-pulse immunity test.

In some applications, open load, short to battery, and short to GND must be distinguished from each other. This requires two steps.

### 8.2 Typical Application

Figure 45 shows an example of how to design the external circuitry parameters.







### **Typical Application (continued)**

### 8.2.1 Design Requirements

- $V_S$  range from 9 V to 16 V
- Nominal current of 2 A
- Current sense for fault monitoring
- Expected current limit value of 5 A
- Full diagnostics with 5-V MCU
- Reverse protection with GND network

### 8.2.2 Detailed Design Procedure

The  $R_{CS}$ ,  $V_{CS}$  linear region is from 0 to 4 V. To keep the 2-A nominal current in the 0- to 3-V range, calculate the  $R_{CS}$  as in Equation 11. To achieve better current sense accuracy, a 1% accuracy or better resistor is preferred.

$$R_{CS} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K}{I_{OUT}} = \frac{3 \times 500}{2} = 750 \ \Omega$$
(11)

 $R_{CL}$ ,  $V_{CL,th}$  is the current-limit internal threshold, 1.233 V. To set the programmable current limit value at 5 A, calculate the  $R_{CL}$  as in Equation 12.

$$R_{CL} = \frac{V_{Cl,th} \times K_{CL}}{I_{OUT}} = \frac{1.233 \times 2000}{5} = 493.2 \,\Omega \tag{12}$$

TI recommends  $R_{SER}$  = 10 k $\Omega$  for 5-V MCU.

TI recommends a 1-k $\Omega$  resistor and 200-V, 0.2-A diode for the GND network.

### 8.2.2.1 Distinguishing of Different Fault Modes

Some applications require that open load, short to battery, and short to GND can be distinguished from each other. This requires two steps:

- In the on-state, for the current-sense version device (version B), on-state open load and short to battery are recognized as an extremely-low voltage level on the current-sense pin, whereas short to GND is reported as a pulled-up voltage V<sub>CS,h</sub>. Therefore, the user can find a short to GND (see Figure 46).
- 2. If reported as an on-state open-load or short-to-battery fault in the first step, turn off the input signal. In the off-state, with an external pulldown resistor, open load and short to battery can be easily distinguished. When the output pulls down, the short to battery is still reported as an off-state fault condition, whereas the open load is ignored.



### **Typical Application (continued)**




Figure 46. Step 1: Short-to-GND Detection in the On-State




Figure 47. Step 2: Short-to-Battery Detection in the Off-State

### 8.2.2.2 AEC Q100-012 Test Grade A Certification

Short-circuit reliability is critical for smart high-side power switch devices. The AEC-Q100-012 standard is used to determine the reliability of the devices when operating in a continuous short-circuit condition. Different grade levels are specified according to the pass cycles. This device is qualified with the highest level, Grade A, 1 million times short-to-GND certification.

Three test modes are defined in the AEC Q100-012 standard. See Table 3 for cold repetitive short-circuit test – long pulse, cold repetitive short-circuit test – short pulse, and hot repetitive short-circuit test.

### **Typical Application (continued)**

Test Items	Test Condition	Test Cycles							
Cold repetitive short-circuit test - short pulse	-40°C, 10-ms pulse, cool down	1M							
Cold repetitive short-circuit test - long pulse	-40°C, 300-ms pulse, cool down	1M							
Hot repetitive short-circuit test	25°C, continuous short	1M							

Table 3, Tests

Different grade levels are specified according to the pass cycles. The TPS1H100-Q1 device gets the certification of Grade A level, 1 million short-to-GND cycles, which is the highest test standard in the market.

Grade	Number of Cycles	Lots,Samples Per Lot	Number of Fails
А	>1000000	3, 10	0
В	>300000 to 1000000	3, 10	0
С	>100000 to 300000	3, 10	0
D	>30000 to 100000	3, 10	0
E	>10000 to 30000	3, 10	0
F	>3000 to 10000	3, 10	0
G	>1000 to 3000	3, 10	0
н	300 to 1000	3, 10	0
0	<300	3, 10	0

Table 4. Grade Levels

### 8.2.2.3 EMC Transient Disturbances Test

Due to the severe electrical conditions in the automotive environment, immunity capacity against electrical transient disturbances is required, especially for a high-side power switch, which is connected directly to the battery. Detailed test requirements are in accordance with the ISO 7637-2:2011 and ISO 16750-2:2010 standards. The TPS1H100-Q1 device is tested and certificated by a third-party organization.

Test		e Severity Level Accordingly	Pulse	Minimum Number of	Burst-Cyc Repetitic		Input Resistance	Function Performance				
ltem	Level Vs/V Duration (t <sub>d</sub> ) Pulses or Ter Time	Pulses or Test Time	MIN	MAX	(Ω)	Status Classification						
1	=	-112	2 ms	500 pulses	0.5 s	e s	10	Status II				
2a	=	55	50 µs	500 pulses	0.2 s	5 s	2	Status II				
2b	IV	10	0.2 to 2 s	10 pulses	0.5 s	5 s	0 to 0.05	Status II				
3a	IV	-220	0.1 µs	1h	90 ms	100 ms	50	Status II				
3b	IV	150	0.1 µs	1h	90 ms	100 ms	50	Status II				

### Table 5. ISO 7637-2:2011(E) in 12-V System<sup>(1)(2)(3)(4)</sup>

(1) Tested both under input low condition and high condition.

(2) Considering the worst test condition, it is tested without any filter capacitors in V<sub>S</sub> and V<sub>OUT</sub>.

(3) GND pin network is a  $1-k\Omega$  resistor in parallel with a diode BAS21-7-F.

(4) Status II: The function does not perform as designed during the test, but returns automatically to normal operation after the test.

### Table 6. ISO 16750-2:2010(E) Load Dump Test B in 12-V System<sup>(1)(2)(3)(4)(5)</sup>

Test Item		Severity Level ccordingly	Pulse	Minimum Number of	Burst Cyc Repetitio		Input Resistance	Function Performance Status Classification	
	Level	Vs/V	Duration (t <sub>d</sub> )	Pulses or Test Time	MIN (s)	MAX (s)	(Ω)		
Test B		45	40 to 400 ms	5 pulses	60	е	0.5 to 4	Status II	

(1) Tested both under input low condition and high condition. [DIAG\_EN, IN, and VS are all classified as inputs. Which one?

(2) Considering the worst test condition, the device is tested without any filter capacitors on VS and OUT.

(3) The GND pin network is a  $1-k\Omega$  resistor in parallel with a diode BAS21-7-F.

(4) Status II: The function does not perform as designed during the test, but returns automatically to normal operation after the test.

(5) Select a 45-V external suppressor.

### TPS1H100-Q1

SLVSCM2C-OCTOBER 2014-REVISED JUNE 2018




www.ti.com

### 8.2.3 Application Curves

Figure 48 shows a test example of initial short-circuit inrush-current limit. Test conditions:  $V_S = 13.5$  V, input is from low to high, load is short-to-GND or with a 470-µF capacitive load, external current limit is 2 A. CH1 is the output current. CH3 is the input step.

Figure 49 shows a test example of a hard short-circuit inrush-current limit. Test conditions:  $V_s$ = 13.5 V, input is high, load is 5 µH + 100 mΩ, external current limit is 1 A. A short to GND suddenly happens.





### 9 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 12-V automotive system or 24-V industrial system. The supply voltage should be within the range specified in the *Recommended Operating Conditions*.

### 10 Layout

### 10.1 Layout Guidelines


To prevent thermal shutdown, T<sub>J</sub> must be less than 150°C. If the output current is very high, the power dissipation may be large. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heatflow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the board opposite the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- All thermal vias should either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.

### **10.2 Layout Example**

### 10.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.



### Figure 50. Layout Without a GND Network

SLVSCM2C-OCTOBER 2014-REVISED JUNE 2018

www.ti.com

INSTRUMENTS

Texas

### Layout Example (continued)

### 10.2.2 With a GND Network

With a GND network, tie the thermal pad with a single trace through the GND network to the board GND copper.




Figure 51. Layout With a GND Network

### **10.3 Thermal Considerations**

This device possesses thermal shutdown (TSD) circuitry as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the thermal-shutdown trip point. If the junction temperature exceeds the thermal-shutdown trip point, the output turns off. When the junction temperature falls below the thermal-shutdown trip point, the output turns on again.

Calculate the power dissipated by the device according to Equation 13.

$$P_{T} = I_{OUT}^{2} \times R_{DSON} + V_{S} \times I_{nom}$$

where

•  $P_T$  = Total power dissipation of the device

(13)

After determining the power dissipated by the device, calculate the junction temperature from the ambient temperature and the device thermal impedance.

 $T_J = T_A + R_{\theta JA} \times P_T$ 

(14)



### **11** Device and Documentation Support

### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



29-Sep-2016

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS1H100AQPWPRQ1	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	1H100AQ	Samples
TPS1H100BQPWPRQ1	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	1H100BQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

29-Sep-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1H100AQPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1H100BQPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Sep-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1H100AQPWPRQ1	HTSSOP	PWP	14	2000	367.0	367.0	38.0
TPS1H100BQPWPRQ1	HTSSOP	PWP	14	2000	367.0	367.0	38.0

PWP (R-PDSO-G14)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# PWP (R-PDSO-G14) PowerPAD<sup>™</sup> SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



PowerPAD is a trademark of Texas Instruments





NOTES:

A.

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated