25-07004

SNOS719F - SEPTEMBER 1999-REVISED MARCH 2013

LMC7101/LMC7101Q Tiny Low Power Operational Amplifier with Rail-to-Rail Input and Output

Check for Samples: LMC7101, LMC7101Q

FEATURES

www.ti.com

- Tiny 5-Pin SOT-23 Package Saves Space—Typical Circuit Layouts Take Half the Space of 8-Pin SOIC Designs
- Guaranteed Specs at 2.7V, 3V, 5V, 15V Supplies
- Typical Supply Current 0.5 mA at 5V
- Typical Total Harmonic Distortion of 0.01% at
- 1.0 MHz Gain-Bandwidth
- Similar to Popular LMC6482/LMC6484

- Rail-to-Rail Input and Output
- Temperature Range -40°C to 125°C (LMC7101Q)

APPLICATIONS

- **Mobile Communications**
- Notebooks and PDAs
- **Battery Powered Products**
- **Sensor Interface**
- **Automotive Applications (LMC7101Q)**

DESCRIPTION

The LMC7101 is a high performance CMOS operational amplifier available in the space saving 5-Pin SOT-23 Tiny package. This makes the LMC7101 ideal for space and weight critical designs. The performance is similar to a single amplifier of the LMC6482/LMC6484 type, with rail-to-rail input and output, high open loop gain, low distortion, and low supply currents.

The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The tiny amplifiers can be placed on a board where they are needed, simplifying board layout.

Connection Diagram




Figure 1. 5-Pin SOT-23 **Top View**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Absolute Maximum Ratings (1)(2)

ESD Tolerance (3)	
Human Body Model	1000V
Machine Model	200V
Charged Device Model	1000V
Difference Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	$(V^{+}) + 0.3V, (V^{-}) - 0.3V$
Supply Voltage (V ⁺ - V ⁻)	16V
Current at Input Pin	±5 mA
Current at Output Pin (4)	±35 mA
Current at Power Supply Pin	35 mA
Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature (5)	150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- Human Body Model is 1.5 kΩ in series with 100 pF.
- Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C
- The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA} and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Recommended Operating Conditions⁽¹⁾

2.7V ≤ V ⁺ ≤ 15.5V
−40°C to 85°C
−40°C to 125°C
325°C/W

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25$ °C, $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1$ M Ω . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC7101AI Limit (2)	LMC7101BI Limit (2)	LMC7101Q Limit (2) (3)	Units
Vos	Input Offset Voltage Average Drift	V ⁺ = 2.7V	0.11	6	9	9	mV max
TCV _{OS}	Input Offset Voltage		1				μV/°C
I_{B}	Input Bias Current		1.0	64	64	1000	pA max
I _{OS}	Input Offset Current		0.5	32	32	2000	pA max
R _{IN}	Input Resistance		>1				Tera Ω
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le 2.7V$ V ⁺ = 2.7V	70	55	50	50	dB min
V	Input Common Mode Voltage	For CMRR ≥ 50 dB	0.0	0.0	0.0	0.0	V min
V _{CM}	Range	FUI CIVIRK 2 30 UB	3.0	2.7	2.7	2.7	V max

Product Folder Links: LMC7101 LMC7101Q

- Typical Values represent the most likely parametric norm.
- All limits are guaranteed by testing or statistical analysis.
- When operated at temperature between -40°C and 85°C, the LMC7101Q will meet LMC7101BI specifications. (3)



2.7V Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC7101AI Limit (2)	LMC7101BI Limit (2)	LMC7101Q Limit (2) (3)	Units	
PSRR	Power Supply Rejection Ratio	$V^{+} = 1.35V \text{ to } 1.65V$ $V^{-} = -1.35V \text{ to } -1.65V$ $V_{CM} = 0$	60	50	45	45	dB min	
C _{IN}	Common-Mode Input Capacitance		3				pF	
		$R_L = 2 \text{ k}\Omega$	2.45	2.15	2.15	2.15	V min	
\/	Output Swing		0.25	0.5	0.5	0.5	V max	
Vo		D 4010	2.68	2.64	2.64	2.64	V min	
		$R_L = 10 \text{ k}\Omega$	0.025	0.06	0.06	0.06	V max	
I _S	Supply Current		0.5	0.81 0.95	0.81 0.95	0.81 0.95	mA max	
SR	Slew Rate (4)		0.7				V/µs	
GBW	Gain-Bandwidth Product		0.6				MHz	

⁽⁴⁾ $V^+ = 15V$. Connected as a voltage follower with a 10V step input. Number specified is the slower of the positive and negative slew rates. $R_L = 100 \text{ k}\Omega$ connected to 7.5V. Amp excited with 1 kHz to produce $V_O = 10 \text{ V}_{PP}$.

3V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 3V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = V^+/2$ and $R_L = 1~M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ	LMC7101AI Limit (2)	LMC7101BI Limit (2)	LMC7101Q Limit (2) (3)	Units
Vos	Input Offset Voltage		0.11	4 6	7 9	7	mV max
TCV _{OS}	Input Offset Voltage Average Drift		1				μV/°C
I _B	Input Current		1.0	64	64	1000	pA max
Ios	Input Offset Current		0.5	32	32	2000	pA max
R _{IN}	Input Resistance		>1				Tera Ω
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le 3V$ $V^+ = 3V$	74	64	60	60	db min
.,	Input Common-Mode Voltage	Far CMDD > 50 dD	0.0	0.0	0.0	0.0	V min
V_{CM}	Range	For CMRR ≥ 50 dB	3.3	3.0	3.0	3.0	V max
PSRR	Power Supply Rejection Ratio	$V^{+} = 1.5V \text{ to } 7.5V$ $V^{-} = -1.5V \text{ to } -7.5V$ $V_{O} = V_{CM} = 0$	80	68	60	60	dBmin
C _{IN}	Common-Mode Input Capacitance		3				pF
		D 210	2.8	2.6	2.6	2.6	V min
\	Outrat Cuin a	$R_L = 2 k\Omega$	0.2	0.4	0.4	0.4	V max
Vo	Output Swing	B 6000	2.7	2.5	2.5	2.5	V min
		$R_L = 600\Omega$	0.37	0.6	0.6	0.6	V max
I _S	Supply Current		0.5	0.81 0.95	0.81 0.95	0.81 0.95	mA max

⁽¹⁾ Typical Values represent the most likely parametric norm.

Product Folder Links: LMC7101 LMC7101Q

⁽²⁾ All limits are guaranteed by testing or statistical analysis.

⁽³⁾ When operated at temperature between -40°C and 85°C, the LMC7101Q will meet LMC7101BI specifications.



5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = V^+/2$ and $R_L = 1~M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Conditions		LMC7101AI Limit	LMC7101BI Limit (2)	LMC7101Q Limit (2) (3)	Units
V _{OS}	Input Offset Voltage	V ⁺ = 5V		0.11	3 5	7 9	7 9	mV max
TCV _{OS}	Input Offset Voltage Average Drift			1.0				μV/°C
I _B	Input Current			1	64	64	1000	pA max
Ios	Input Offset Current			0.5	32	32	2000	pA max
R _{IN}	Input Resistance			>1				Tera Ω
CMRR	Common-Mode Rejection Ratio	0V ≤ V _{CM} ≤ 5V LMC7101Q @ 0.2V ≤ V _{CM} ≤ 4	125°C	82	65 60	60 55	60 55	db min
+PSRR	Positive Power Supply Rejection Ratio	V ⁺ = 5V to 15V V ⁻ = 0V, V _O =	-	82	70 65	65 62	65 62	dB min
-PSRR	Negative Power Supply Rejection Ratio	$V^{-} = -5V \text{ to } -7$ $V^{+} = 0V, V_{O} = -7$		82	70 65	65 62	65 62	dB min
.,	Input Common-Mode Voltage	For CMRR ≥ 50 dB		-0.3	-0.20 0.00	-0.20 0.00	-0.2 0.2	V min
V _{CM}	Range			5.3	5.20 5.00	5.20 5.00	5.2 4.8	V max
C _{IN}	Common-Mode Input Capacitance			3				pF
		$R_L = 2 k\Omega$		4.9	4.7 4.6	4.7 4.6	4.7 4.54	V min
.,	Output Output			0.1	0.18 0.24	0.18 0.24	0.18 0.28	V max
V _O	Output Swing	$R_L = 600\Omega$	R _L = 600Ω		4.5 4.24	4.5 4.24	4.5 4.28	V min
					0.5 0.65	0.5 0.65	0.5 0.8	V max
		V _O = 0V 24	Sourcing	24	16 11	16 11	16 9	mA min
I _{SC}	Output Short Circuit Current	V _O = 5V	Sinking	19	11 7.5	11 7.5	11 5.8	mA min
I _S	Supply Current			0.5	0.85 1.0	0.85 1.0	0.85 1.0	mA max

¹⁾ Typical Values represent the most likely parametric norm.

5V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = V^+/2$ and $R_L = 1~M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ	LMC7101AI Limit	LMC7101BI Limit	Units
THD	Total Harmonic Distortion	$f = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 4.0 \text{ V}_{PP}$	0.01			%
SR	Slew Rate		1.0			V/µs
GBW	Gain Bandwidth Product		1.0			MHz

⁽¹⁾ Typical Values represent the most likely parametric norm.

Submit Documentation Feedback

Copyright © 1999–2013, Texas Instruments Incorporated

⁽²⁾ All limits are guaranteed by testing or statistical analysis.

⁽³⁾ When operated at temperature between -40°C and 85°C, the LMC7101Q will meet LMC7101BI specifications.

⁽²⁾ All limits are guaranteed by testing or statistical analysis.



15V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 15V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = V^+/2$ and $R_L = 1~M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Cond	Conditions		LMC7101AI Limit	LMC7101BI Limit (2)	LMC7101Q Limit (2) (3)	Units
V _{OS}	Input Offset Voltage			0.11				mV max
TCV _{OS}	Input Offset Voltage Average Drift			1.0				μV/°C
I _B	Input Current				64	64	1000	pA max
los	Input Offset Current			0.5	32	32	2000	pA max
R _{IN}	Input Resistance			>1				Tera Ω
CMRR	Common-Mode Rejection Ratio	0V ≤ V _{CM} ≤ 1 LMC7101Q @ 0.2V ≤ V _{CM} ≤	⊉°125C	82	70 65	65 60	65 60	dB min
+PSRR	Positive Power Supply Rejection Ratio	$V^{+} = 5V \text{ to } 15$ $V^{-} = 0V, V_{O} = 0$		82	70 65	65 62	65 62	dB min
-PSRR	Negative Power Supply Rejection Ratio	$V^{-} = -5V \text{ to } -5V t$	-	82	70 65	65 62	65 62	dB min
M	Input Common-Mode Voltage	V ⁺ = 5V For CMRR ≥	50 dB	-0.3	-0.20 0.00	-0.20 0.00	-0.2 0.2	V min
V _{CM}	Range			15.3	15.20 15.00	15.20 15.00	15.2 14.8	V max
	Large Signal Voltage Gain	D 01:0	Sourcing	340	80 40	80 40	80 30	- V/mV - V/mV
A_V		$R_L = 2 k\Omega$	Sinking	24	15 10	15 10	15 4	
		D 6000	Sourcing	300	34	34	34	
		$R_L = 600\Omega$	Sinking	15	6	6	6	V/IIIV
C_{IN}	Input Capacitance			3				pF
		$V^+ = 15V$ $R_L = 2 k\Omega$		14.7	14.4 14.2	14.4 14.2	14.4 14.2	V min
.,				0.16	0.32 0.45	0.32 0.45	0.32 0.45	V max
Vo	Output Swing	$V^{+} = 15V$ $R_{L} = 600\Omega$		14.1	13.4 13.0	13.4 13.0	13.4 12.85	V min
				0.5	1.0 1.3	1.0 1.3	1.0 1.5	V max
	Output Short Circuit Current	V _O = 0V	Sourcing	50	30 20	30 20	30 20	0
I _{SC}	(5)	V _O = 12V	Sinking	50	30 20	30 20	30 20	mA min
Is	Supply Current			0.8	1.50 1.71	1.50 1.71	1.50 1.75	mA max

Typical Values represent the most likely parametric norm.

Product Folder Links: LMC7101 LMC7101Q

All limits are guaranteed by testing or statistical analysis. When operated at temperature between -40°C and 85°C, the LMC7101Q will meet LMC7101BI specifications. V⁺ = 15V, V_{CM} = 1.5V and R_L connect to 7.5V. For sourcing tests, 7.5V \leq V_O \leq 12.5V. For sinking tests, 2.5V \leq V_O \leq 7.5V. Do not short circuit output to V⁺ when V⁺ is greater than 12V or reliability will be adversely affected.



15V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 15V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = V^+/2$ and $R_L = 1~M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (1)	LMC7101AI Limit (2)	LMC7101BI Limit (2)	LMC7101Q Limit (2) (3)	Units	
SR	Slew Rate	V ⁺ = 15V	1.1	0.5 0.4	0.5 0.4	0.5 0.4	V/µs min	
GBW	Gain-Bandwidth Product	V ⁺ = 15V	1.1				MHz	
φ _m	Phase Margin		45				deg	
G _m	Gain Margin		10				dB	
e _n	Input-Referred Voltage Noise	f = 1 kHz, V _{CM} = 1V	37				nV √Hz	
In	Input-Referred Current Noise	f = 1 kHz	1.5				$\frac{fA}{\sqrt{Hz}}$	
THD	Total Harmonic Distortion	$f = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 8.5 \text{ V}_{PP}$	0.01				%	

Typical Values represent the most likely parametric norm. All limits are guaranteed by testing or statistical analysis.


When operated at temperature between -40°C and 85°C, the LMC7101Q will meet LMC7101BI specifications.

V⁺ = 15V. Connected as a voltage follower with a 10V step input. Number specified is the slower of the positive and negative slew rates. $R_L = 100 \text{ k}\Omega$ connected to 7.5V. Amp excited with 1 kHz to produce $V_O = 10 \text{ V}_{PP}$.



2.7V Typical Performance Characteristics

 $V^+ = 2.7V$, $V^- = 0V$, $T_A = 25$ °C, unless otherwise specified.








Figure 3.




Figure 4.






Figure 5.




dV_{OS} vs. Common Mode Voltage 500 400 $V_S = \pm 1.35V$ 300 200 100 0 -100 -200 -300 -400 -500 -1.4 -1 -0.6 -0.2 0.2 0.6 1.4 Common Mode Voltage (V)

Figure 7.










3V Typical Performance Characteristics







Figure 12.






Figure 11.




Figure 13.




Figure 15.



5V Typical Performance Characteristics

 $V^+ = 5V$, $V^- = 0V$, $T_A = 25$ °C, unless otherwise specified.





Figure 16.



Input Voltage vs. Output Voltage




Figure 18.





Figure 19.



Output Voltage Referenced to GND Figure 20.




Figure 21.



15V Typical Performance Characteristics






Figure 22.









Figure 25.



 $V^+ = +15V$, $V^- = 0V$, $T_A = 25$ °C, unless otherwise specified.



Output Voltage Referenced to GND Figure 26.





Figure 28.







Figure 27.






Figure 31.






Figure 32.





Figure 34.






Figure 33.






Figure 35.







Frequency (kHz) Figure 38.




Figure 39.




Figure 40.





Figure 41.







Figure 43.





TIME $(1 \mu s/DIV)$ Figure 44.







Figure 46.




TIME $(1 \mu s/DIV)$ Figure 48.



TIME $(1 \mu s/DIV)$ Figure 45.




TIME $(1 \mu s/DIV)$ Figure 47.




TIME $(1 \mu s/DIV)$ Figure 49.




 $V^+ = +15V$, $V^- = 0V$, $T_A = 25$ °C, unless otherwise specified.




TIME $(1 \mu s/DIV)$ Figure 50.




TIME $(1 \mu s/DIV)$ Figure 52.




TIME $(1 \mu s/DIV)$ Figure 54.



TIME $(1 \mu s/DIV)$ Figure 51.



TIME $(1 \mu s/DIV)$ Figure 53.




TIME $(1 \mu s/DIV)$ Figure 55.


Stability vs. Capacitive Load





15V Typical Performance Characteristics (continued)




V_{OUT} (V) **Figure 56.**









 $V_{OUT}(v)$ Figure 58.



 $V_{OUT} (V)$ Figure 59.







APPLICATION INFORMATION

BENEFITS OF THE LMC7101 TINY AMP

Size

The small footprint of the SOT-23-5 packaged Tiny amp, (0.120 x 0.118 inches, 3.05 x 3.00 mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

Height

The height (0.056 inches, 1.43 mm) of the Tiny amp makes it possible to use it in PCMCIA type III cards.

Signal Integrity

Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an analog to digital converter.

Simplified Board Layout

The Tiny amp can simplify board layout in several ways. First, by placing an amp where amps are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny amps instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

Low THD

The high open loop gain of the LMC7101 amp allows it to achieve very low audio distortion—typically 0.01% at 10 kHz with a 10 k Ω load at 5V supplies. This makes the Tiny an excellent for audio, modems, and low frequency signal processing.

Low Supply Current

The typical 0.5 mA supply current of the LMC7101 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

Wide Voltage Range

The LMC7101 is characterized at 15V, 5V and 3V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7101 a good choice for devices where the voltage may vary over the life of the batteries.


INPUT COMMON MODE

Voltage Range

The LMC7101 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. Figure 62 shows an input voltage exceeding both supplies with no resulting phase inversion of the output.


The absolute maximum input voltage is 300 mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating, as in Figure 63, can cause excessive current to flow in or out of the input pins, adversely affecting reliability.





An input voltage signal exceeds the LMC7101 power supply voltages with no output phase inversion.

Figure 62. Input Voltage



A ±7.5V input signal greatly exceeds the 3V supply in Figure 64 causing no phase inversion due to R_I.

Figure 63. Input Signal

Applications that exceed this rating must externally limit the maximum input current to ±5 mA with an input resistor as shown in Figure 64.




Figure 64. R_I Input Current Protection for Voltages Exceeding the Supply Voltage

RAIL-TO-RAIL OUTPUT

The approximate output resistance of the LMC7101 is 180Ω sourcing and 130Ω sinking at $V_S = 3V$ and 110Ω sourcing and 80Ω sinking at $V_S = 5V$. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

CAPACITIVE LOAD TOLERANCE

The LMC7101 can typically directly drive a 100 pF load with $V_S = 15V$ at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op amps. The combination of the op amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in Figure 65. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.

Product Folder Links: LMC7101 LMC7101Q






Figure 65. Resistive Isolation of a 330 pF Capacitive Load

COMPENSATING FOR INPUT CAPACITANCE WHEN USING LARGE VALUE FEEDBACK RESISTORS

When using very large value feedback resistors, (usually > 500 k Ω) the large feed back resistance can react with the input capacitance due to transducers, photo diodes, and circuit board parasitics to reduce phase margins.

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in Figure 66), C_f is first estimated by:

$$\frac{1}{2\pi R_1 C_{\text{IN}}} \ge \frac{1}{2\pi R_2 C_{\text{f}}} \tag{1}$$

or

$$R_1 C_{IN} \le R_2 C_f \tag{2}$$

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C_F may be different. The values of C_F should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)




Figure 66. Cancelling the Effect of Input Capacitance





REVISION HISTORY

CI	nanges from Revision E (March 2013) to Revision F	Pa	ıge
•	Changed layout of National Data Sheet to TI format		20

Product Folder Links: LMC7101 LMC7101Q





1-Nov-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMC7101AIM5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	A00A	
LMC7101AIM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A00A	Samples
LMC7101AIM5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	A00A	
LMC7101AIM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A00A	Samples
LMC7101BIM5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	A00B	
LMC7101BIM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A00B	Samples
LMC7101BIM5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	A00B	
LMC7101BIM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A00B	Samples
LMC7101QM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AT6A	Samples
LMC7101QM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AT6A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

1-Nov-2013

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2014

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package	Package	Pins	SPQ	Reel	Reel	Α0	В0	K0	P1	W	Pin1
	Type	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
LMC7101AIM5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101AIM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101AIM5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101AIM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101BIM5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101BIM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101BIM5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101BIM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101QM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101QM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 5-Dec-2014



*All dimensions are nominal

7 til diriteriorerie are rierinital								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LMC7101AIM5	SOT-23	DBV	5	1000	210.0	185.0	35.0	
LMC7101AIM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0	
LMC7101AIM5X	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LMC7101AIM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LMC7101BIM5	SOT-23	DBV	5	1000	210.0	185.0	35.0	
LMC7101BIM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0	
LMC7101BIM5X	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LMC7101BIM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LMC7101QM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0	
LMC7101QM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0	

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers www.ti.com/video microcontroller.ti.com Video and Imaging

www.ti-rfid.com

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity