P-Channel 100 V (D-S) MOSFET

PRODUCT SUMMARY			
V_{DS} (V)	$R_{DS(on)}$ (Ω)	I_D (A)	Q_g (Typ.)
- 100	0.195 at V_{GS} = - 10 V	- 8.8	11.7
	0.210 at V_{GS} = - 4.5 V	- 8.5	

FEATURES

- **Halogen-free According to IEC 61249-2-21 Definition**
- TrenchFET® Power MOSFET
- 100 % R_g and UIS Tested
- Compliant to RoHS Directive 2002/95/EC

RoHS COMPLIANT
HALOGEN FREE

APPLICATIONS

- Power Switch
- DC/DC Converters

TO-252



Drain Connected to Tab

Top View

Ordering Information: SUD09P10-195-GE3 (Lead (Pb)-free and Halogen-free)



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T_C = 25 °C, unless otherwise noted				
Parameter		**Symbol**	**Limit**	**Unit**
Drain-Source Voltage		V_{DS}	- 100	V
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current (T_J = 150 °C)	T_C = 25 °C	I_D	- 8.8	A
	T_C = 70 °C		- 7.1	
Pulsed Drain Current		I_{DM}	- 15	
Avalanche Current		I_{AS}	- 18	
Single Avalanche Energy[a]	L = 0.1 mH	E_{AS}	16.2	mJ
Maximum Power Dissipation[a]	T_C = 25 °C	P_D	32.1[b]	W
	T_A = 25 °C[c]		2.5	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	- 55 to 150	°C

THERMAL RESISTANCE RATINGS			
Parameter	**Symbol**	**Limit**	**Unit**
Junction-to-Ambient (PCB Mount)[c]	R_{thJA}	50	°C/W
Junction-to-Case (Drain)	R_{thJC}	3.9	

Notes:
a. Duty cycle ≤ 1 %.
b. See SOA curve for voltage derating.
c. When Mounted on 1" square PCB (FR-4 material).

SPECIFICATIONS T_J = 25 °C, unless otherwise noted						
Parameter	**Symbol**	**Test Conditions**	**Min.**	**Typ.**	**Max.**	**Unit**
Static						
Drain-Source Breakdown Voltage	V_{DS}	V_{DS} = 0 V, I_D = - 250 µA	- 100			V
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = - 250 µA	- 1		- 2.5	
Gate-Body Leakage	I_{GSS}	V_{DS} = 0 V, V_{GS} = ± 20 V			± 250	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = - 100 V, V_{GS} = 0 V			- 1	µA
		V_{DS} = - 100 V, V_{GS} = 0 V, T_J = 125 °C			- 50	
		V_{DS} = - 100 V, V_{GS} = 0 V, T_J = 150 °C			- 250	
On-State Drain Current[a]	$I_{D(on)}$	$V_{DS} \leq$ - 10 V, V_{GS} = - 10 V	- 15			A
Drain-Source On-State Resistance[a]	$R_{DS(on)}$	V_{GS} = - 10 V, I_D = - 3.6 A		0.162	0.195	Ω
		V_{GS} = - 4.5 V, I_D = - 3.4 A		0.175	0.210	
Forward Transconductance[a]	g_{fs}	V_{DS} = - 15 V, I_D = - 3.6 A		12		S
Dynamic[b]						
Input Capacitance	C_{iss}	V_{GS} = 0 V, V_{DS} = - 50 V, f = 1 MHz		1055		pF
Output Capacitance	C_{oss}			65		
Reverse Transfer Capacitance	C_{rss}			41		
Total Gate Charge[c]	Q_g	V_{DS} = - 50 V, V_{GS} = - 10 V, I_D = - 3.6 A		23.2	34.8	nC
		V_{DS} = - 50 V, V_{GS} = - 4.5 V, I_D = - 3.6 A		11.7	17.6	
Gate-Source Charge[c]	Q_{gs}			3.5		
Gate-Drain Charge[c]	Q_{gd}			4.8		
Gate Resistance	R_g	f = 1 MHz	1.2	5.7	11.5	Ω
Turn-On Delay Time[c]	$t_{d(on)}$	V_{DD} = - 50 V, R_L = 17.2 Ω $I_D \cong$ - 2.9 A, V_{GEN} = - 10 V, R_g = 1 Ω		7	14	ns
Rise Time[c]	t_r			12	18	
Turn-Off Delay Time[c]	$t_{d(off)}$			33	50	
Fall Time[c]	t_f			9	18	
Drain-Source Body Diode Ratings and Characteristics T_C = 25 °C[b]						
Continuous Current	I_S				- 8.8	A
Pulsed Current	I_{SM}				- 15	
Forward Voltage[a]	V_{SD}	I_F = - 2.9 A, V_{GS} = 0 V		- 0.8	- 1.5	V
Reverse Recovery Time	t_{rr}	I_F = - 2.9 A, dI/dt = 100 A/µs		50	75	ns
Peak Reverse Recovery Current	$I_{RM(REC)}$			- 4	- 6	A
Reverse Recovery Charge	Q_{rr}			98	147	nC

Notes:
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %.
b. Guaranteed by design, not subject to production testing.
c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Output Characteristics



On-Resistance vs. Drain Current



Transfer Characteristics



On-Resistance vs. Gate-to-Source Voltage



Transconductance



Gate Charge

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Source-Drain Diode Forward Voltage



Threshold Voltage



Capacitance



Drain Source Breakdown vs. Junction Temperature



On-Resistance vs. Junction Temperature



Current Derating

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Single Pulse Avalanche Current Capability vs. Time



Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65903.

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

TO-252AA Case Outline



	MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.
A	2.18	2.38	0.086	0.094
A1	-	0.127	-	0.005
b	0.64	0.88	0.025	0.035
b2	0.76	1.14	0.030	0.045
b3	4.95	5.46	0.195	0.215
C	0.46	0.61	0.018	0.024
C2	0.46	0.89	0.018	0.035
D	5.97	6.22	0.235	0.245
D1	4.10	-	0.161	-
E	6.35	6.73	0.250	0.265
E1	4.32	-	0.170	-
H	9.40	10.41	0.370	0.410
e	2.28 BSC		0.090 BSC	
e1	4.56 BSC		0.180 BSC	
L	1.40	1.78	0.055	0.070
L3	0.89	1.27	0.035	0.050
L4	-	1.02	-	0.040
L5	1.01	1.52	0.040	0.060
ECN: T13-0359-Rev. O, 03-Jun-13 DWG: 5347				

Notes

Dimension L3 is for reference only.
Xi'an, Mingxin, and GEM SH actual photo.



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads
Dimensions in Inches/(mm)

Return to Index