INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT9114

Nine wide Schmitt trigger buffer; open drain outputs; inverting

Product specification Supersedes data of March 1988 File under Integrated Circuits, IC06 December 1990

25-06082





74HC/HCT9114

FEATURES

- · Schmitt trigger action on all data inputs
- Output capability: standard (open drain)
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT9114 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT9114 are nine wide Schmitt trigger inverting buffer with open drain outputs and Schmitt trigger inputs.

The Schmitt trigger action in the data inputs transform slowly changing input signals into sharply defined jitter-free output signals.

The 74HC/HCT9114 have open-drain N-transistor outputs, which are not clamped by a diode connected to V_{CC} . In the OFF-state, i.e. when one input is LOW, the output may be pulled to any voltage between GND and V_{Omax} . This allows the device to be used as a LOW-to-HIGH or HIGH-to-LOW level shifter. For digital operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level.

The "9114" is identical to the "9115" but has inverting outputs.

QUICK REFERENCE DATA

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$

SYMBOL	PARAMETER	CONDITIONS	TYP	ICAL	UNIT
STWIBOL	PARAMETER	CONDITIONS	нс	нст	UNII
t _{PHL} / t _{PLZ}	propagation delay A_n to \overline{Y}_n	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	12	13	ns
C _I	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per buffer	notes 1 and 2	5	5	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i + \sum \left(C_L \times V_{CC}{}^2 \times f_o \right)$$
 where:

 f_i = input frequency in MHz

f_o = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC} For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5$ V


ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".

74HC/HCT9114

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 5, 6, 7, 8, 9	A ₀ to A ₈	data inputs
10	GND	ground (0 V)
19, 18, 17, 16, 15, 14, 13, 12, 11	\overline{Y}_0 to \overline{Y}_8	data outputs
20	V _{CC}	positive supply voltage










Fig.2 Logic diagram.

Philips Semiconductors Product specification

Nine wide Schmitt trigger buffer; open drain outputs; inverting

74HC/HCT9114





FUNCTION TABLE

INPUTS	OUTPUTS
A _n	\overline{Y}_{n}
L	Z
Н	L

Notes

- 1. H = HIGH voltage level
 - L = LOW voltage level
 - Z = high impedance OFF-state

74HC/HCT9114

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below.

Output capability: standard

I_{CC} category: MSI

TRANSFER CHARACTERISTICS FOR 74HC

Voltages are referred to GND (ground = 0 V)

					T _{amb} ((°C)				TE	ST CONDITIONS	
SYMBOL	PARAMETER				74HC				UNIT			
STWIBOL FARAWILTER	PARAMETER	+25		-40 t	−40 to +85		-40 to +125		V _{CC} (V)	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.		(-,		
V _{T+}	positive-going threshold	0.70 1.75 2.30	1.13 2.37 3.11	1.50 3.15 4.20	0.70 1.75 2.30	1.50 3.15 4.20	0.70 1.75 2.30	1.50 3.15 4.20	V	2.0 4.5 6.0	Fig.6	
V _{T-}	negative-going threshold	0.30 1.35 1.80	0.70 1.80 2.43	1.10 2.40 3.30	0.30 1.35 1.80	1.10 2.40 3.30	0.30 1.35 1.80	1.10 2.40 3.30	V	2.0 4.5 6.0	Fig.6	
V _H	hysteresis (V _{T+} – V _{T-)}	0.2 0.4 0.5	0.43 0.57 0.68	0.80 1.00 1.10	0.18 0.40 0.50	0.80 1.00 1.10	0.15 0.40 0.50	0.80 1.00 1.10	V	2.0 4.5 6.0	Fig.6	

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

			T _{amb} (°C)								ST CONDITIONS
SYMBOL	PARAMETER	74HC							UNIT		
STWIBOL	PARAMETER		+25 min. typ. max.		-40 to +85		+85		UNIT	V _{CC} (V)	WAVEFORMS
		min.			min.	max.	min.	max.			
t _{PHL} / t _{PLZ}	propagation delay A_n to $\overline{Y}n$		36 13 10	110 22 19		140 28 24		165 33 28	ns	2.0 4.5 6.0	Fig.7
t _{THL}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.7

74HC/HCT9114

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Transfer characteristics are given below.

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
An	0.3

TRANSFER CHARACTERISTICS FOR 74HCT

Voltages are referred to GND (ground = 0 V)

			T _{amb} (°C)								ST CONDITIONS
SYMBOL	PARAMETER				74HC	Т			UNIT		
STWIBOL	PARAMETER		+25		-40 to +85 -40 to +12		-40 to +125		V _{CC} (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(-,	
V _{T+}	positive-going threshold	0.9 1.2	1.50 1.70	2.0 2.1	0.9 1.2	2.0 2.1	0.9 1.2	2.0 2.1	V	4.5 5.5	Fig.6
V _T _	negative-going threshold	0.7 0.8	1.06 1.27	1.4 1.7	0.7 0.8	1.4 1.7	0.7 0.8	1.4 2.7	V	4.5 5.5	Fig.6
V _H	hysteresis (V _{T+} – V _{T-})	0.2 0.2	0.44 0.44		0.2 0.2	0.8 0.8	0.2 0.2	0.8 0.8	V	4.5 5.5	Fig.6


AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$


			T _{amb} (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	CT			UNIT			
STWIBOL	PARAMETER		+25		-40 to +85		–40 to	+125	UNII	V _{CC} (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(-,		
t _{PHL} / t _{PLZ}	propagation delay A_n to \overline{Y}_n		17	31		39		47	ns	4.5	Fig.7	
t _{THL}	output transition time		7	15		19		22	ns	4.5	Fig.7	

74HC/HCT9114

TRANSFER CHARACTERISTIC WAVEFORMS



AC WAVEFORMS



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

INTEGRATED CIRCUITS

DATA SHEET

FAMILY SPECIFICATIONS HCMOS family characteristics

March 1988

File under Integrated Circuits, IC06





FAMILY SPECIFICATIONS

GENERAL

These family specifications cover the common electrical ratings and characteristics of the entire HCMOS 74HC/HCT/HCU family, unless otherwise specified in the individual device data sheet.

INTRODUCTION

The 74HC/HCT/HCU high-speed Si-gate CMOS logic family combines the low power advantages of the HE4000B family with the high speed and drive capability of the low power Schottky TTL (LSTTL).

The family will have the same pin-out as the 74 series and provide the same circuit functions.

In these families are included several HE4000B family circuits which do not have TTL counterparts, and some special circuits.

The basic family of buffered devices, designated as XX74HCXXXXX, will operate at CMOS input logic levels for high noise immunity, negligible typical quiescent supply and input current. It is operated from a power supply of 2 to 6 V.

A subset of the family, designated as XX74HCTXXXXX, with the same features and functions as the "HC-types", will operate at standard TTL power supply voltage (5 V \pm 10%) and logic input levels (0.8 to 2.0 V) for use as pin-to-pin compatible CMOS replacements to reduce power consumption without loss of speed. These types are also suitable for converted switching from TTL to CMOS.

Another subset, the XX74HCUXXXXX, consists of single-stage unbuffered CMOS compatible devices for application in RC or crystal controlled oscillators and other types of feedback circuits which operate in the linear mode.

HANDLING MOS DEVICES

Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations. However, to be totally safe, it is desirable to take handling precautions into account (see also "HANDLING PRECAUTIONS").

RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT

SYMBOL	PARAMETER		74HC	;		74HC	Т	UNIT	CONDITIONS
STIMBUL	PARAIVIETER	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS
V _{CC}	DC supply voltage	2.0	5.0	6.0	4.5	5.0	5.5	V	
VI	DC input voltage range	0		V _{CC}	0		V _{CC}	V	
Vo	DC output voltage range	0		V _{CC}	0		V _{CC}	V	
T _{amb}	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T _{amb}	operating ambient temperature range	-40		+125	-40		+125	°C	CHAR. per device
t _r , t _f	input rise and fall times except for			1000					V _{CC} = 2.0 V
	Schmitt-trigger inputs		6.0	500		6.0	500	ns	V _{CC} = 4.5 V
				400					V _{CC} = 6.0 V

Note

1. For analog switches, e.g. "4016", "4051 series", "4351 series", "4066" and "4067", the specified maximum operating supply voltage is 10 V.

FAMILY SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS FOR 74HCU

SYMBOL	PARAMETER		74HC	U	UNIT	CONDITIONS
STWIBOL	PARAMETER	min.	typ.	max.	UNII	CONDITIONS
V _{CC}	DC supply voltage	2.0	5.0	6.0	V	
VI	DC input voltage range	0		V _{CC}	V	
Vo	DC output voltage range	0		V_{CC}	٧	
T _{amb}	operating ambient temperature range	-40		+85	°C	see DC and AC
T _{amb}	operating ambient temperature range	-40		+125	°C	CHAR. per device

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = $0\ V$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V _{CC}	DC supply voltage	-0.5	+7	V	
±I _{IK}	DC input diode current		20	mA	for $V_1 < -0.5$ or $V_1 > V_{CC} + 0.5 \text{ V}$
±I _{OK}	DC output diode current		20	mA	for $V_O < -0.5$ or $V_O > V_{CC} + 0.5 \text{ V}$
±Ι _Ο	DC output source or sink current				for $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$
	standard outputs		25	mA	
	bus driver outputs		35	mA	
±I _{CC} ; ±I _{GND}	DC V _{CC} or GND current for types with:				
	standard outputs		50	mA	
	bus driver outputs		70	mA	
T _{stg}	storage temperature range	-65	+150	°C	
P _{tot}	power dissipation per package				for temperature range: –40 to +125 °C 74HC/HCT/HCU
	plastic DIL		750	mW	above +70 °C: derate linearly with 12 mW/K
	plastic mini-pack (SO)		500	mW	above +70 °C: derate linearly with 8 mW/K

Note

1. For analog switches, e.g. "4016", "4051 series", "4351 series", "4066" and "4067", the specified maximum operating supply voltage is 11 V.

FAMILY SPECIFICATIONS

DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°	C)				TEST CONDITIONS			
OVMDOL	DADAMETER	74HC							UNIT				
SYMBOL	PARAMETER	+25			-40 t	-40 to +85		-40 to +125		V _{CC}	Vı	OTHER	
		min.	typ.	max.	min.	max.	min.	max.		(*)			
V _{IH}	HIGH level input	1.5	1.2		1.5		1.5		V	2.0			
	voltage	3.15	2.4		3.15		3.15			4.5			
		4.2	3.2		4.2		4.2			6.0			
V _{IL}	LOW level input		0.8	0.5		0.5		0.5	V	2.0			
	voltage		2.1	1.35		1.35		1.35		4.5			
			2.8	1.8		1.8		1.8		6.0			
V _{OH}	HIGH level output	1.9	2.0		1.9		1.9		V	2.0	V _{IH}	$-I_{O} = 20 \mu A$	
	voltage	4.4	4.5		4.4		4.4			4.5	or	$-I_{O} = 20 \mu A$	
	all outputs	5.9	6.0		5.9		5.9			6.0	V _{IL}	$-I_0 = 20 \mu A$	
V _{OH}	HIGH level output	3.98	4.32		3.84		3.7		V	4.5	V _{IH}	$-I_0 = 4.0 \text{ mA}$	
	voltage standard outputs	5.48	5.81		5.34		5.2			6.0	or V _{IL}	-I _O = 5.2 mA	
V _{OH}	HIGH level output	3.98	4.32		3.84		3.7		V	4.5	V _{IH}	$-I_0 = 6.0 \text{ mA}$	
	voltage bus driver outputs	5.48	5.81		5.34		5.2			6.0	or V _{IL}	-I _O = 7.8 mA	
V_{OL}	LOW level output		0	0.1		0.1		0.1	V	2.0	V _{IH}	$I_0 = 20 \mu A$	
	voltage		0	0.1		0.1		0.1		4.5	or	I _O = 20 μA	
	all outputs		0	0.1		0.1		0.1		6.0	V _{IL}	$I_0 = 20 \mu A$	
V_{OL}	LOW level output		0.15	0.26		0.33		0.4	V	4.5	V_{IH}	$I_{O} = 4.0 \text{ mA}$	
	voltage standard outputs		0.16	0.26		0.33		0.4		6.0	or V _{IL}	$I_0 = 5.2 \text{ mA}$	
V_{OL}	LOW level output		0.15	0.26		0.33		0.4	V	4.5	V_{IH}	$I_{O} = 6.0 \text{ mA}$	
	voltage bus driver outputs		0.16	0.26		0.33		0.4		6.0	or V _{IL}	$I_{O} = 7.8 \text{ mA}$	
$\pm I_{I}$	input leakage current			0.1		1.0		1.0	μΑ	6.0	V _{CC}		
											or GND		
±l _{OZ}	3-state OFF-state current			0.5		5.0		10.0	μΑ	6.0	V _{IH} or V _{IL}	V _O = V _{CC} or GND	
I _{CC}	quiescent supply current												
	SSI			2.0		20.0		40.0	μΑ	6.0	V _{CC}	I _O = 0	
	flip-flops			4.0		40.0		80.0		6.0	or	I _O = 0	
	MSI			8.0		80.0		160.0		6.0	GND	I _O = 0	
	LSI			50.0		500		1000		6.0		I _O = 0	

FAMILY SPECIFICATIONS

DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0 V)

				7	Γ _{amb} (°	C)				Т	EST CC	NDITIONS
CVMDOL	DADAMETED				74HC	Т						
SYMBOL	PARAMETER		+25		−40 t	o +85	-40 to	o +125	UNIT	V _{CC}	Vı	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(1)		
V _{IH}	HIGH level input voltage	2.0	1.6		2.0		2.0		V	4.5 to 5.5		
V _{IL}	LOW level input voltage		1.2	0.8		0.8		0.8	V	4.5 to 5.5		
V _{OH}	HIGH level output voltage all outputs	4.4	4.5		4.4		4.4		V	4.5	V _{IH} or V _{IL}	-I _O = 20 μA
V _{OH}	HIGH level output voltage standard outputs	3.98	4.32		3.84		3.7		V	4.5	V _{IH} or V _{IL}	$-I_{O} = 4.0 \text{ mA}$
V _{OH}	HIGH level output voltage bus driver outputs	3.98	4.32		3.84		3.7		V	4.5	V _{IH} or V _{IL}	$-I_{O} = 6.0 \text{ mA}$
V _{OL}	LOW level output voltage all outputs		0	0.1		0.1		0.1	V	4.5	V _{IH} or V _{IL}	Ι _Ο = 20 μΑ
V _{OL}	LOW level output voltage standard outputs		0.15	0.26		0.33		0.4	V	4.5	V _{IH} or V _{IL}	I _O = 4.0 mA
V _{OL}	LOW level output voltage bus driver outputs		0.16	0.26		0.33		0.4	V	4.5	V _{IH} or V _{IL}	I _O = 6.0 mA
±l _l	input leakage current			0.1		1.0		1.0	μΑ	5.5	V _{CC} or GND	
±l _{OZ}	3-state OFF-state current			0.5		5.0		10.0	μΑ	5.5	V _{IH} or V _{IL}	$V_O = V_{CC}$ or GND per input pin; other inputs at V_{CC} or GND; $I_O = 0$
I _{CC}	quiescent supply current											
	SSI			2.0		20.0		40.0	μΑ	5.5	V _{CC}	I _O = 0
	flip-flops			4.0		40.0		80.0		5.5	or GND	$I_{O} = 0$
	MSI			8.0		80.0		160.0		5.5	0.45	$I_O = 0$
	LSI			50.0		500		1000		5.5		$I_0 = 0$

FAMILY SPECIFICATIONS

	PARAMETER			1	「 _{amb} (°	C)				TEST CONDITIONS			
SYMBOL					74HC	Т		UNIT					
SYMBOL		+25			−40 t	o +85	-40 to	+125	UNIT	V _{CC}	Vı	OTHER	
		min.	typ.	max.	min.	max.	min.	max.		(-,			
Δl _{CC}	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μА	4.5 to 5.5	V _{CC} -2.1 V	other inputs at V_{CC} or GND; $I_O = 0$	

Note

^{1.} The additional quiescent supply current per input is determined by the ΔI_{CC} unit load, which has to be multiplied by the unit load coefficient as given in the individual data sheets. For dual supply systems the theoretical worst-case ($V_I = 2.4 \text{ V}$; $V_{CC} = 5.5 \text{ V}$) specification is: $\Delta I_{CC} = 0.65 \text{ mA}$ (typical) and 1.8 mA (maximum) across temperature.

FAMILY SPECIFICATIONS

DC CHARACTERISTICS FOR 74HCU

Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°	C)				TE	ST CO	NDITIONS
CVMDOL	DADAMETER				74HC	U						
SYMBOL	PARAMETER		+25		−40 t	o +85	−40 t	o +125	UNIT	V _{CC} (V)	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(•)		
V _{IH}	HIGH level input	1.7	1.4		1.7		1.7		٧	2.0		
	voltage	3.6	2.6		3.6		3.6			4.5		
		4.8	3.4		4.8		4.8			6.0		
V _{IL}	LOW level input		0.6	0.3		0.3		0.3	٧	2.0		
	voltage		1.9	0.9		0.9		0.9		4.5		
			2.6	1.2		1.2		1.2		6.0		
V _{OH}	HIGH level output	1.8	2.0		1.8		1.8		V	2.0	V_{IH}	$-I_{O} = 20 \mu A$
	voltage	4.0	4.5		4.0		4.0			4.5	or	$-I_{O} = 20 \mu A$
		5.5	6.0		5.5		5.5			6.0	V _{IL}	$-I_{O} = 20 \mu A$
V _{OH}	HIGH level output	3.98	4.32		3.84		3.7		V	4.5	V _{CC}	$-I_{O} = 4.0 \text{ mA}$
	voltage	5.48	5.81		5.34		5.2			6.0	or GND	$-I_{O} = 5.2 \text{ mA}$
V _{OL}	LOW level output		0	0.2		0.2		0.2	V	2.0	V_{IH}	I _O = 20 μA
	voltage		0	0.5		0.5		0.5		4.5	or	I _O = 20 μA
			0	0.5		0.5		0.5		6.0	V _{IL}	$I_0 = 20 \mu A$
V_{OL}	LOW level output		0.15	0.26		0.33		0.4	V	4.5	V_{CC}	$I_{O} = 4.0 \text{ mA}$
	voltage		0.16	0.26		0.33		0.4		6.0	or GND	$I_{O} = 5.2 \text{ mA}$
±l _l	input leakage current			0.1		1.0		1.0	μΑ	6.0	V _{CC} or GND	
I _{CC}	quiescent supply current SSI			2.0		20.0		40.0	μА	6.0	V _{CC} or GND	I _O = 0

FAMILY SPECIFICATIONS

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

					T _{amb} (°	C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	;			UNIT		WAVEFORMS	
STWIBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNII	V _{CC} (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(,		
t _{THL} / t _{TLH}	output transition time		19	75		95		110	ns	2.0	Figs 3 and 4	
	standard outputs		7	15		19		22		4.5		
			6	13		16		19		6.0		
t _{THL} / t _{TLH}	output transition time		14	60		75		90	ns	2.0	Figs 3 and 4	
	bus driver outputs		5	12		15		18		4.5		
			4	10		13		15		6.0		

AC CHARACTERISTICS FOR 74HCU

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

					T _{amb} (°			TEST CONDITIONS				
SAMBOI	DADAMETED				74HC		UNIT		WAVEFORMS			
STWIBOL	YMBOL PARAMETER		+25		−40 t	o +85	−40 t	o +125	UNII	V _{CC} (V)	VVAVEPORIVIS	
		min.	typ.	max.	min.	max.	min.	max.		(,		
t _{THL} / t _{TLH}	output transition time		19	75		95		110	ns	2.0	Fig.1	
			7	15		19		22		4.5		
			6	13		16		19		6.0		

AC CHARACTERISTICS FOR 74HCT


GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF


				•	T _{amb} (°	C)				TEST CONDITIONS		
SYMBOL	PARAMETER		74HCT								WAVEFORMS	
STWIBOL	PARAMETER	+25			−40 t	o +85	−40 t	o +125	UNIT	V _{CC} (V)	VVAVEFORIVIS	
		min.	typ.	max.	min.	max.	min.	max.		(,		
t _{THL} / t _{TLH}	output transition time standard outputs		7	15		19		22	ns	4.5	Figs 8 and 9	
t _{THL} / t _{TLH}	output transition time bus driver outputs		5			15		18		4.5	Figs 8 and 9	

FAMILY SPECIFICATIONS

HCU TYPES

AC waveforms 74HCU






March 1988 9

FAMILY SPECIFICATIONS


HC TYPES

AC waveforms 74HC



rig.5 input rise and fail times, transition times and propagation delays for combinational logic los

AC waveforms 74HC




- (1) In Fig.4 the active transition of the clock is going from LOW-to-HIGH and the active level of the forcing signals (SET, RESET and PRESET) is HIGH. The actual direction of the transition of the clock input and the actual active levels of the forcing signals are specified in the individual device data sheet.
- (2) For AC measurements: $t_r = t_f = 6$ ns; when measuring f_{max} , there is no constraint on t_r , t_f with 50% duty factor.


Fig.4 Set-up times, hold times, removal times, propagation delays and the maximum clock pulse frequency for sequential logic ICs.

FAMILY SPECIFICATIONS

Test circuit for 74HC




AC waveforms 74HC (continued)



FAMILY SPECIFICATIONS

Test circuit for 74HC



Switch position

TEST	SWITCH
t _{PZH}	GND
t _{PZL}	V _{CC}
t _{PHZ}	GND
t _{PLZ}	V _{CC}

Note

1. For open-drain N-channel outputs t_{PLZ} and t_{PZL} are applicable.

C_L = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

 $R_T = {\mbox{termination resistance should be equal to the output impedance } Z_o \mbox{ of the pulse generator.}$

Fig.7 Test circuit for 3-state outputs.

HCT TYPES

AC waveforms 74HCT





Fig.8 Input rise and fall times, transition times and propagation delays for combinatorial logic ICs.


AC waveforms 74HCT



- (1) In Fig.9 the active transition of the clock is going from LOW-to-HIGH and the active level of the forcing signals (SET, RESET and PRESET) is HIGH. The actual direction of the transition of the clock input and the actual active levels of the forcing signals are specified in the individual device data sheet.
- (2) For AC measurements: $t_r = t_f = 6$ ns; when measuring f_{max} , there is no constraint on t_r , t_f with 50% duty factor.

Fig.9 Set-up times, hold times, removal times, propagation delays and the maximum clock pulse frequency for sequential logic ICs.

Test circuit for 74HCT




C_L = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

R_T = termination resistance should be equal to the output impedance Z₀ of the pulse generator.


Fig.10 Test circuit.

FAMILY SPECIFICATIONS

AC waveforms 74HCT (continued)



Test circuit for 74HCT



Switch position

TEST	SWITCH
t _{PZH}	GND
t _{PZL}	V _{CC}
t _{PHZ}	GND
t _{PLZ}	V _{CC}

Note

1. For open-drain N-channel outputs t_{PLZ} and t_{PZL} are applicable.

C_L = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

 $R_T = {\rm termination\ resistance\ should\ be\ equal\ to\ the\ output\ impedance\ } Z_o$ of the pulse generator.

Fig.12 Test circuit for 3-state outputs.

FAMILY SPECIFICATIONS

DATA SHEET SPECIFICATION GUIDE

INTRODUCTION

The 74HCMOS data sheets have been designed for ease-of-use. A minimum of cross-referencing for more information is needed.

TYPICAL PROPAGATION DELAY AND FREQUENCY

The typical propagation delays listed at the top of the data sheets are the average of t_{PLH} and t_{PHL} for the longest data path through the device with a 15 pF load.

For clocked devices, the maximum frequency of operation is also given. The typical operating frequency is the maximum device operating frequency with a 50% duty factor and no constraints on $t_{\rm f}$ and $t_{\rm f}$.

LOGIC SYMBOLS

Two logic symbols are given for each device - the conventional one (Logic Symbol) which explicitly shows the internal logic (except for complex logic) and the IEC Logic Symbol as developed by the IEC (International Electrotechnical Commission).

The IEC has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic current to each output without explicitly showing the internal logic.

Internationally, Working Group 2 of IEC Technical Committee TC-3 has prepared a new document (Publication 617-12) which supersedes Publication 117-15, published in 1972.

RATINGS

The "RATINGS" table (Limiting values in accordance with the Absolute Maximum System - IEC134) lists the maximum limits to which the device can be subjected without damage. This doesn't imply that the device will function at these extreme conditions, only that, when these conditions are removed and the device operated within the Recommended Operating Conditions, it will still be functional and its useful life won't have been shortened.

The maximum rated supply voltage of 7 V is well below the typical breakdown voltage of 18 V.

RECOMMENDED OPERATING CONDITIONS

The "RECOMMENDED OPERATING CONDITIONS" table lists the operating ambient temperature and the

conditions under which the limits in the "DC CHARACTERISTICS" and "AC CHARACTERISTICS" tables will be met. The table should not be seen as a set of limits guaranteed by the manufacturer, but as the conditions used to test the devices and guarantee that they will then meet the limits in the DC and AC CHARACTERISTICS tables.

DC CHARACTERISTICS

The "DC CHARACTERISTICS" table reflects the DC limits used during testing. The values published are guaranteed.

The threshold values of V_{IH} and V_{IL} can be tested by the user. If V_{IH} and V_{IL} are applied to the inputs, the output voltages will be those published in the "DC CHARACTERISTICS" table. There is a tendency, by some, to use the published V_{IH} and V_{IL} thresholds to test a device for functionality in a "function-table exercizer" mode. This frequently causes problems because of the noise present at the test head of automated test equipment with cables up to 1 metre. Parametric tests, such as those used for the output levels under the VIH and V_{II} conditions are done fairly slowly, in the order of milliseconds, so that there is no noise at the inputs when the outputs are measured. But in functionality testing, the outputs are measured much faster, so there can be noise on the inputs, before the device has assumed its final and correct output state. Thus, never use VIH and VIL to test the functionality of any HCMOS device type; instead, use input voltages of V_{CC} (for the HIGH state) and 0 V (for the LOW state). In no way does this imply that the devices are noise-sensitive in the final system.

In the data sheets, it may appear strange that the typical V_{IL} is higher than the maximum V_{IL} . However, this is because V_{ILmax} is the maximum V_{IL} (guaranteed) for all devices that will be recognized as a logic LOW. However, typically a **higher** V_{IL} will also be recognized as a logic LOW. Conversely, the typical V_{IH} is lower than its minimum guaranteed level.

For 74HCMOS, unlike TTL, no output HIGH short-circuit current is specified. The use of this current, for example, to calculate propagation delays with capacitive loads, is covered by the HCMOS graphs showing the output drive capability and those showing the dependence of propagation delay on load capacitance.

The quiescent supply current I_{CC} is the leakage current of all the reversed-biased diodes and the OFF-state MOS transistors. It is measured with the inputs at V_{CC} or GND and is typically a few nA.

FAMILY SPECIFICATIONS

AC CHARACTERISTICS

The "AC CHARACTERISTICS" table lists the guaranteed limits when a device is tested under the conditions given in the AC Test Circuits and Waveforms section.

TEST CIRCUITS

Good high-frequency wiring practices should be used in test circuits. Capacitor leads should be as short as possible to minimize ripples on the output waveform transitions and undershoot. Generous ground metal (preferably a ground-plane) should be used for the same reasons. A V_{CC} decoupling capacitor should be provided at the test socket, also with short leads. Input signals should have rise and fall times of 6 ns, a signal swing of 0 V to V_{CC} for 74HC and 0 V to 3 V for 74HCT; a 1.0 MHz square wave is recommended for most propagation delay tests. The repetition rate must be increased for testing f_{max}. Two pulse generators are usually required for testing such parameters as set-up time, hold time and removal time. f_{max} is also tested with 6 ns input rise and fall times, with a 50% duty factor, but for typical f_{max} as high as 60 MHz, there are no constraints on rise and fall times.

FAMILY SPECIFICATIONS

DEFINITIONS OF SYMBOLS AND TERMS USED IN HCMOS DATA SHEETS

Currents

Positive current is defined as conventional current flow into a device.

Negative current is defined as conventional current flow out of a device.

- I_{CC} Quiescent power supply current; the current flowing into the V_{CC} supply terminal.
- ΔI_{CC} Additional quiescent supply current per input pin at a specified input voltage and V_{CC} .
- I_{GND} Quiescent power supply current; the current flowing into the GND terminal.
- Input leakage current; the current flowing into a device at a specified input voltage and V_{CC}.
- I_{IK} Input diode current; the current flowing into a device at a specified input voltage.
- I_O Output source or sink current: the current flowing into a device at a specified output voltage.
- I_{OK} Output diode current; the current flowing into a device at a specified output voltage.
- I_{OZ} OFF-state output current; the leakage current flowing into the output of a 3-state device in the OFF-state, when the output is connected to V_{CC} or GND.
- $I_{\rm S}$ Analog switch leakage current; the current flowing into an analog switch at a specified voltage across the switch and $V_{\rm CC}$.

Voltages

All voltages are referenced to GND (ground), which is typically 0 $\rm V_{\bullet}$

- GND Supply voltage; for a device with a single negative power supply, the most negative power supply, used as the reference level for other voltages; typically ground.
- V_{CC} Supply voltage; the most positive potential on the device.
- V_{EE} Supply voltage; one of two (GND and V_{EE}) negative power supplies.
- V_H Hysteresis voltage; difference between the trigger levels, when applying a positive and a negative-going input signal.
- V_{IH} HIGH level input voltage; the range of input voltages that represents a logic HIGH level in the system.

- V_{IL} LOW level input voltage; the range of input voltages that represents a logic LOW level in the system.
- V_{OH} HIGH level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a HIGH level at the output.
- V_{OL} LOW level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a LOW level at the output.
- V_{T+} Trigger threshold voltage; positive-going signal.
- V_T— Trigger threshold voltage; negative-going signal.

Analog terms

- R_{ON} ON-resistance; the effective ON-state resistance of an analog switch, at a specified voltage across the switch and output load.
- $\begin{array}{lll} \Delta R_{ON} & \Delta ON\text{-resistance}; \text{ the difference in} \\ & ON\text{-resistance between any two switches of an} \\ & \text{analog device at a specified voltage across the} \\ & \text{switch and output load}. \end{array}$

Capacitances

- C_I Input capacitance; the capacitance measured at a terminal connected to an input of a device.
- C_{I/O} Input/Output capacitance; the capacitance measured at a terminal connected to an I/O-pin (e.g. a transceiver).
- C_L Output load capacitance; the capacitance connected to an output terminal including jig and probe capacitance.
- C_{PD} Power dissipation capacitance; the capacitance used to determine the dynamic power dissipation per logic function, when no extra load is provided to the device.
- C_S Switch capacitance; the capacitance of a terminal to a switch of an analog device.

FAMILY SPECIFICATIONS

AC switching parameters

- f_i Input frequency; for combinatorial logic devices the maximum number of inputs and outputs switching in accordance with the device function table. For sequential logic devices the clock frequency using alternate HIGH and LOW for data input or using the toggle mode, whichever is applicable.
- f_o Output frequency; each output.
- f_{max} Maximum clock frequency; clock input waveforms should have a 50% duty factor and be such as to cause the outputs to be switching from $10\%V_{CC}$ to $90\%V_{CC}$ in accordance with the device function table.
- th Hold time; the interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their continued recognition. A negative hold time indicates that the correct logic level may be released prior to the timing pulse and still be recognized.
- t_r , Clock input rise and fall times; 10% and 90% t_f values.
- t_{PHL} Propagation delay; the time between the specified reference points, normally the 50% points for 74HC and 74HCU devices on the input and output waveforms and the 1.3 V points for the 74HCT devices, with the output changing from the defined HIGH level to the defined LOW level.
- t_{PLH} Propagation delay; the time between the specified reference points, normally the 50% points for 74HC and 74HCU devices on the input and output waveforms and the 1.3 V point for the 74HCT devices, with the output changing from the defined LOW level to the defined HIGH level.
- t_{PHZ} 3-state output disable time; the time between the specified reference points, normally the 50% points for the 74HC and 74HCU devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a HIGH level (V_{OH}) to a high impedance OFF-state (Z).

- t_{PLZ} 3-state output disable time; the time between the specified reference points, normally the 50% points for the 74HC devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a LOW level (V_{OL}) to a high impedance OFF-state (Z).
- t_{PZH} 3-state output enable time; the time between the specified reference points, normally the 50% points for the 74HC devices and 1.3 V points for the 74HCT devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a HIGH level (V_{OH}).
- t_{PZL} 3-state output enable time; the time between the specified reference points, normally the 50% points for the 74HC devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a LOW level (V_{OL}).
- t_{rem} Removal time; the time between the end of an overriding asynchronous input, typically a clear or reset input, and the earliest permissible beginning of a synchronous control input, typically a clock input, normally measured at the 50% points for 74HC devices and the 1.3 V points for the 74HCT devices on both input voltage waveforms.
- t_{su}
 Set-up time; the interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.

FAMILY SPECIFICATIONS

- t_{THL} Output transition time; the time between two specified reference points on a waveform, normally 90% and 10% points, that is changing from HIGH-to-LOW.
- t_{THL} Output transition time; the time between two specified reference points on a waveform, normally 10% and 90% points, that is changing from LOW-to-HIGH.
- t_W Pulse width; the time between the 50% amplitude points on the leading and trailing edges of a pulse for 74HC and 74HCU devices and at the 1.3 V points for 74HCT devices.

INTEGRATED CIRCUITS

DATA SHEET

Package outline drawings

January 1996

File under Integrated Circuits, IC06






INDEX

PACKAGE VERSIONS	DESCRIPTION	PAGE
DIP		
SOT27-1	plastic dual in-line package; 14 leads (300 mil)	3
SOT38-4	plastic dual in-line package; 16 leads (300 mil)	4
SOT146-1	plastic dual in-line package; 20 leads (300 mil)	5
SOT101-1	plastic dual in-line package; 24 leads (600 mil)	6
SOT222-1	plastic dual in-line package; 24 leads (300 mil)	7
SOT117-1	plastic dual in-line package; 28 leads (600 mil)	8
so		
SOT96-1	plastic small outline package; 8 leads; body width 3.9 mm	9
SOT108-1	plastic small outline package; 14 leads; body width 3.9 mm	10
SOT109-1	plastic small outline package; 16 leads; body width 3.9 mm	11
SOT162-1	plastic small outline package; 16 leads; body width 7.5 mm	12
SOT163-1	plastic small outline package; 20 leads; body width 7.5 mm	13
SOT137-1	plastic small outline package; 24 leads; body width 7.5 mm	14
SOT136-1	plastic small outline package; 28 leads; body width 7.5 mm	15
SSOP		
SOT337-1	plastic shrink small outline package; 14 leads; body width 5.3 mm	16
SOT338-1	plastic shrink small outline package; 16 leads; body width 5.3 mm	17
SOT339-1	plastic shrink small outline package; 20 leads; body width 5.3 mm	18
SOT340-1	plastic shrink small outline package; 24 leads; body width 5.3 mm	19
TSSOP		
SOT402-1	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	20
SOT403-1	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	21
SOT360-1	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	22
SOT355-1	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	23

DIP

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)


UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001AA			92-11-17 95-03-11	

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)


UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-4					92-11-17 95-01-14

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)


UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT146-1			SC603		92-11-17 95-05-24

DIP24: plastic dual in-line package; 24 leads (600 mil)

SOT101-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)


UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	M _E	Мн	w	Z ⁽¹⁾ max.
mm	5.1	0.51	4.0	1.7 1.3	0.53 0.38	0.32 0.23	32.0 31.4	14.1 13.7	2.54	15.24	3.9 3.4	15.80 15.24	17.15 15.90	0.25	2.2
inches	0.20	0.020	0.16	0.066 0.051	0.021 0.015	0.013 0.009	1.26 1.24	0.56 0.54	0.10	0.60	0.15 0.13	0.62 0.60	0.68 0.63	0.01	0.087


Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT101-1	051G02	MO-015AD			92-11-17 95-01-23

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	M _E	Мн	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT222-1		MS-001AF			95-03-11

DIP28: plastic dual in-line package; 28 leads (600 mil)

SOT117-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)


UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	5.1	0.51	4.0	1.7 1.3	0.53 0.38	0.32 0.23	36.0 35.0	14.1 13.7	2.54	15.24	3.9 3.4	15.80 15.24	17.15 15.90	0.25	1.7
inches	0.20	0.020	0.16	0.066 0.051	0.020 0.014	0.013 0.009	1.41 1.34	0.56 0.54	0.10	0.60	0.15 0.13	0.62 0.60	0.68 0.63	0.01	0.067

Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT117-1	051G05	MO-015AH			92-11-17 95-01-14

SO SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01			0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°


Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT96-1	076E03S	MS-012AA			95-02-04 97-05-22

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1




DIMENTO						•	•g			,								
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06S	MS-012AB				95-01-23 97-05-22

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT109-1	076E07S	MS-012AC			95-01-23 97-05-22

SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1




UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT162-1	075E03	MS-013AA			95-01-24 97-05-22

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1




Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC			95-01-24 97-05-22

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1




UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013AD			95-01-24 97-05-22

SO28: plastic small outline package; 28 leads; body width 7.5 mm

SOT136-1



inches

0.10

0.004

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

0.01

0.096

0.089

0.36

0.019

0.014

0.23

0.013

0.009

17.7

0.71

0.69

7.4

0.30

0.29

OUTLINE		REFER	ENCES	EUROPEAN	ICCUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT136-1	075E06	MS-013AE			95-01-24 97-05-22

0.050

10.00

0.419

0.394

0.055

0.4

0.043

0.016

1.0

0.043

0.039

0.01

0.01

0.004


0.4

0.035

SSOP

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



0.05

1.65

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.25

0.09


6.0

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT337-1		MO-150AB			-95-02-04 96-01-18

0.63

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



0.05


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT338-1		MO-150AC			94-01-14 95-02-04

6.0

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1




UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT339-1		MO-150AE			93-09-08 95-02-04

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°


Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT340-1		MO-150AG			93-09-08 95-02-04

TSSOP

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)


UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT402-1		MO-153			94-07-12 95-04-04

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT403-1		MO-153			-94-07-12 95-04-04

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1




UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT360-1		MO-153AC			93-06-16 95-02-04

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT355-1		MO-153AD			93-06-16 95-02-04