

25-06070

LTC1863/LTC1867 12-/16-Bit, 8-Channel 200ksps ADCs

FEATURES

- ⁿ **Sample Rate: 200ksps**
- 16-Bit No Missing Codes and ±2LSB Max INL
- 8-Channel Multiplexer with: **Single Ended or Differential Inputs and Unipolar or Bipolar Conversion Modes**
- SPI/MICROWIRE™ Serial I/O
- ⁿ **Signal-to-Noise Ratio: 89dB**
- ⁿ **Single 5V Operation**
- On-Chip or External Reference
- Low Power: 1.3mA at 200ksps, 0.76mA at 100ksps ■ Sleep Mode
-
- Automatic Nap Mode Between Conversions
- 16-Pin Narrow SSOP Package

APPLICATIONS

- Industrial Process Control
- High Speed Data Acquisition
- Battery Operated Systems

BLOCK DIAGRAM

- Multiplexed Data Acquisition Systems
- **n** Imaging Systems

DESCRIPTION

The LTC®1863/LTC1867 are pin-compatible, 8-channel 12-/16-bit A/D converters with serial I/O, and an internal reference. The ADCs typically draw only 1.3mA from a single 5V supply.

The 8-channel input multiplexer can be configured for either single-ended or differential inputs and unipolar or bipolar conversions (or combinations thereof). The automatic nap and sleep modes benefit power sensitive applications.

The LTC1867's DC performance is outstanding with a $±2LSB$ INL specification and no missing codes over temperature. The signal-to-noise ratio (SNR) for the LTC1867 is typically 89dB, with the internal reference.

Housed in a compact, narrow 16-pin SSOP package, the LTC1863/LTC1867 can be used in space-sensitive as well as low-power applications.

 LT , LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

Integral Nonlinearity vs Output Code (LTC1867)

18637fa

1

ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

CONVERTER CHARACTERISTICS The **o** denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. With external reference (Notes 5, 6)

CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. With external reference (Notes 5, 6)

DYNAMIC ACCURACY (Note 5)

ANALOG INPUT The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

INTERNAL REFERENCE CHARACTERISTICS (Note 5)

DIGITAL INPUTS AND DIGITAL OUTPUTS The **o** denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. (Note 5)

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime

Note 2: All voltage values are with respect to GND (unless otherwise noted). **Note 3:** When these pin voltages are taken below GND or above V_{DD} , they will be clamped by internal diodes. This product can handle input currents of greater than 100mA without latchup.

TIMING CHARACTERISTICS range, otherwise specifications are at $T_A = 25^\circ C$ **. (Note 5)**

The \bullet denotes the specifications which apply over the full operating temperature

Note 4: When these pin voltages are taken below GND, they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup. These pins are not clamped to V_{DD} .

Note 5: V_{DD} = 5V, f_{SAMPLE} = 200ksps at 25°C, $t_r = t_f$ = 5ns and V_{IN} = 2.5V for bipolar mode unless otherwise specified.

Note 6: Linearity, offset and gain error specifications apply for both unipolar and bipolar modes. The INL and DNL are tested in bipolar mode.

Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Unipolar offset is the offset voltage measured from +1/2LSB when the output code flickers between 0000 0000 0000 0000 and 0000 0000 0000 0001 for LTC1867 and between 0000 0000 0000 and 0000 0000 0001 for LTC1863. Bipolar offset is the offset voltage measured from $-1/2$ LSB when output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111 for LTC1867, and between 0000 0000 0000 and 1111 1111 1111 for LTC1863.

Note 9: Recommended operating conditions. The input range of $\pm 2.048V$ for bipolar mode is measured with respect to V_{IN} = 2.5V.

Note 10: Guaranteed by design, not subject to test.

Note 11: t₂ of 25ns maximum allows f_{SCK} up to 20MHz for rising capture with 50% duty cycle and f_{SCK} up to 40MHz for falling capture (with 3ns setup time for the receiving logic).

TYPICAL PERFORMANCE CHARACTERISTICS

TYPICAL PERFORMANCE CHARACTERISTICS

OUTPUT CODE

1024 2048 2560 512 1536 3072 3584 4096

18637 G13

0

–0.8 –1.0

(LTC1867)

OUTPUT CODE

1024 2048 2560 512 1536 3072 3584 4096

18637 G14

0

–0.8 –1.0

PIN FUNCTIONS

CHO-CH7/COM (Pins 1-8): Analog Input Pins. Analog inputs must be free of noise with respect to GND. CH7/COM can be either a separate channel or the common minus input for the other channels.

REFCOMP (Pin 9): Reference Buffer Output Pin. Bypass to GND with 10μF tantalum capacitor in parallel with 0.1μF ceramic capacitor (4.096V Nominal). To overdrive REFCOMP, tie V_{RFF} to GND.

VREF (Pin 10): 2.5V Reference Output. This pin can also be used as an external reference buffer input for improved accuracy and drift. Bypass to GND with 2.2μF tantalum capacitor in parallel with 0.1μF ceramic capacitor.

CS/CONV (Pin 11): This input provides the dual function of initiating conversions on the ADC and also frames the serial data transfer.

SCK (Pin 12): Shift Clock. This clock synchronizes the serial data transfer.

SDO (Pin 13): Digital Data Output. The A/D conversion result is shifted out of this output. Straight binary format for unipolar mode and two's complement format for bipolar mode.

SDI (Pin 14): Digital Data Input Pin. The A/D configuration word is shifted into this input.

GND (Pin 15): Analog and Digital GND.

V_{DD} (Pin 16): Analog and Digital Power Supply. Bypass to GND with 10μF tantalum capacitor in parallel with 0.1μF ceramic capacitor.

TYPICAL CONNECTION DIAGRAM

TEST CIRCUITS

(A) Hi-Z TO VOH AND VOL TO VOH (B) Hi-Z TO V_{OL} AND V_{OH} TO V_{OL}

3k

 c_{L}

18637 TC01

 $5V$

Load Circuits for Access Timing Load Circuits for Output Float Delay

(B) VOL TO Hi-Z 18637 TC02

3k

 c_{L}

5V

7

TIMING DIAGRAMS

APPLICATIONS INFORMATION

Overview

The LTC1863/LTC1867 are complete, low power multiplexed ADCs. They consist of a 12-/16-bit, 200ksps capacitive successive approximation A/D converter, a precision internal reference, a configurable 8-channel analog input multiplexer (MUX) and a serial port for data transfer.

Conversions are started by a rising edge on the $\overline{\text{CS}}$ /CONV input. Once a conversion cycle has begun, it cannot be restarted. Between conversions, the ADCs receive an input word for channel selection and output the conversion result, and the analog input is acquired in preparation for the next conversion. In the acquire phase, a minimum time of 1.5μs will provide enough time for the sample-and-hold capacitors to acquire the analog signal.

During the conversion, the internal differential 16-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). The input is sucessively compared with the binary weighted charges supplied by the differential capacitive DAC. Bit decisions are made by a low-power, differential comparator. At the end of a conversion, the DAC output balances the analog input. The SAR contents (a 12-/16-bit data word) that represent the analog input are loaded into the 12-/16-bit output latches.

Analog Input Multiplexer

The analog input multiplexer is controlled by a 7-bit input data word. The input data word is defined as follows:

SD OS S1 S0 COM UNI SLP

- SD = SINGLE/DIFFERENTIAL BIT
- $OS = ODD/\overline{S}$ **IGN BIT**
- S1 = ADDRESS SELECT BIT 1
- S0 = ADDRESS SELECT BIT 0
- COM = CH7/COM CONFIGURATION BIT
- UNI = UNIPOLAR/BIPOLAR BIT
- SLP = SLEEP MODE BIT

+ + + + + + +

8 Single-Ended

7 Single-Ended to CH7/COM

18637 AI01

Tables 1 and 2 show the configurations when $COM = 0$, and $COM = 1$.

Table 1. Channel Configuration (When COM = 0, CH7/COM Pin **Is Used as CH7)**

Table 2. Channel Configuration (When COM = 1, CH7/COM Pin **Is Used as COMMON)**

Driving the Analog Inputs

The analog inputs of the LTC1863/LTC1867 are easy to drive. Each of the analog inputs can be used as a singleended input relative to the GND pin (CH0-GND, CH1-GND, etc) or in pairs (CH0 and CH1, CH2 and CH3, CH4 and CH5, CH6 and CH7) for differential inputs. In addition, CH7 can act as a COM pin for both single-ended and differential modes if the COM bit in the input word is high. Regardless of the MUX configuration, the "+" and " $-$ " inputs are sampled at the same instant. Any unwanted signal that is common mode to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current spike while charging the sample-and-hold capacitors during the acquire mode. In conversion mode, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low then the LTC1863/LTC1867 inputs can be driven directly. More acquisition time should be allowed for a higher impedance source.

The following list is a summary of the op amps that are suitable for driving the LTC1863/LTC1867. More detailed information is available in the Linear Technology data books or Linear Technology website.

LT1007 - Low noise precision amplifier. 2.7mA supply current $\pm 5V$ to $\pm 15V$ supplies. Gain bandwidth product 8MHz. DC applications.

LT1097 - Low cost, low power precision amplifier. 300μA supply current. $\pm 5V$ to $\pm 15V$ supplies. Gain bandwidth product 0.7MHz. DC applications.

LT1227 - 140MHz video current feedback amplifier. 10mA supply current. $\pm 5V$ to $\pm 15V$ supplies. Low noise and low distortion.

LT1360 - 37MHz voltage feedback amplifier. 3.8mA supply current. ±5V to ±15V supplies. Good AC/DC specs.

LT1363 - 50MHz voltage feedback amplifier. 6.3mA supply current. Good AC/DC specs.

LT1364/LT1365 - Dual and quad 50MHz voltage feedback amplifiers. 6.3mA supply current per amplifier. Good AC/DC specs.

LT1468 - 90MHz, $22V/\mu s$ 16-bit accurate amplifier

LT1469 - Dual LT1468

Input Filtering

The noise and the distortion of the input amplifier and other circuitry must be considered since they will add to the LTC1863/LTC1867 noise and distortion. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications. For instance, Figure 1 shows a 50Ω source resistor and a 2000pF capacitor to ground on the input will limit the input bandwidth to 1.6MHz. The source impedance has to be kept low to avoid gain error and degradation in the AC performance. The capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the ADC input from sampling glitch sensitive circuitry. High quality capacitors and resistors should be used since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can also generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

Figure 1b. Optional RC Input Filtering for Differential Inputs

DC Performance

One way of measuring the transition noise associated with a high resolution ADC is to use a technique where a DC signal is applied to the input of the ADC and the resulting output codes are collected over a large number of conversions. For example, in Figure 2 the distribution of output codes is shown for a DC input that had been digitized 4096 times. The distribution is Gaussian and the RMS code transition noise is about 0.74LSB.

Figure 2. LTC1867 Histogram for 4096 Conversions

Dynamic Performance

FFT (Fast Fourier Transform) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental.

Signal-to-Noise Ratio

The Signal-to-Noise and Distortion Ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the A/D output. The output is band limited to frequencies from above DC and below half the sampling frequency. Figure 3 shows a typical SINAD of 87.9dB with a 200kHz sampling rate and a 1kHz input. When an external 5V is applied to REFCOMP (tie V_{RFF} to GND), a signal-to-noise ratio of 90dB can be achieved.

Figure 3. LTC1867 Nonaveraged 4096 Point FFT Plot

Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency. THD is expressed as:

$$
THD = 20 \log \frac{\sqrt{{V_2}^2 + {V_3}^2 + {V_4}^2 ... + {V_N}^2}}{V_1}
$$

where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_N are the amplitudes of the second through Nth harmonics.

Internal Reference

The LTC1863/LTC1867 has an on-chip, temperature compensated, curvature corrected, bandgap reference that is factory trimmed to 2.5V. It is internally connected to a reference amplifier and is available at V_{RFF} (Pin 10). A 6k resistor is in series with the output so that it can be easily overdriven by an external reference if better drift and/or accuracy are required as shown in Figure 4. The reference amplifier gains the V_{REF} voltage by 1.638V to 4.096V at REFCOMP (Pin 9). This reference amplifier compensation pin, REFCOMP, must be bypassed with a 10μF ceramic or tantalum in parallel with a 0.1μF ceramic for best noise performance.

Figure 4b. Using the LT1019-2.5 as an External Reference

Digital Interface

The LTC1863/LTC1867 have very simple digital interface that is enabled by the control input, $\overline{CS}/\overline{CONV}$. A logic rising edge applied to the $\overline{\text{CS}}$ /CONV input will initiate a conversion. After the conversion, taking $\overline{\text{CS}}$ /CONV low will enable the serial port and the ADC will present digital data in two's complement format in bipolar mode or straight binary format in unipolar mode, through the SCK/SDO serial port.

Internal Clock

The internal clock is factory trimmed to achieve a typical conversion time of 3μs and a maximum conversion time, 3.5μs, over the full operating temperature range. The typical acquisition time is 1.1μs, and a throughput sampling rate of 200ksps is tested and guaranteed.

Automatic Nap Mode

The LTC1863/LTC1867 go into automatic nap mode when CS/CONV is held high after the conversion is complete. With a typical operating current of 1.3mA and automatic 150μA nap mode between conversions, the power dissipation drops with reduced sample rate. The ADC only keeps the V_{RFF} and REFCOMP voltages active when the part is in the automatic nap mode. The slower the sample rate allows the power dissipation to be lower (see Figure 5).

Figure 5. Supply Current vs fSAMPLE

If the $\overline{\text{CS}}$ /CONV returns low during a bit decision, it can create a small error. For best performance ensure that the CS/CONV returns low either within 100ns after the conversion starts (i.e. before the first bit decision) or after the conversion ends. If $\overline{\text{CS}}$ /CONV is low when the conversion ends, the MSB bit will appear on SDO at the end of the conversion and the ADC will remain powered up.

Sleep Mode

If the $SLP = 1$ is selected in the input word, the ADC will enter SLEEP mode and draw only leakage current (provided that all the digital inputs stay at GND or V_{DD}). After release from the SLEEP mode, the ADC need 60ms to wake up $(2.2 \mu F/10 \mu F)$ bypass capacitors on $V_{RFF}/$ REFCOMP pins).

Broad Layout and Bypassing

To obtain the best performance, a printed circuit board with a ground plane is required. Layout for the printed circuit board should ensure digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital signal alongside an analog signal.

All analog inputs should be screened by GND. V_{RFF} , REFCOMP and V_{DD} should be bypassed to this ground plane as close to the pin as possible; the low impedance of the common return for these bypass capacitors is essential to the low noise operation of the ADC. The width for these tracks should be as wide as possible.

Timing and Control

Conversion start is controlled by the CS/CONV digital input. The rising edge transition of the $\overline{\text{CS}}$ /CONV will start a conversion. Once initiated, it cannot be restarted until the conversion is complete. Figures 6 and 7 show the timing diagrams for two types of $\overline{\text{CS}}$ /CONV pulses.

Example 1 (Figure 6) shows the LTC1863/LTC1867 operating in automatic nap mode with $\overline{\text{CS}}$ /CONV signal staying HIGH after the conversion. Automatic nap mode provides power reduction at reduced sample rate. The ADCs can also operate with the $\overline{\text{CS}}$ /CONV signal returning LOW before the conversion ends. In this mode (Example 2, Figure 7), the ADCs remain powered up.

For best performance, it is recommended to keep SCK, SDI, and SDO at a constant logic high or low during acquisition and conversion, even though these signals may be ignored by the serial interface (DON'T CARE). Communication with other devices on the bus should not coincide with the conversion period (t_{CONV}) .

Figures 8 and 9 are the transfer characteristics for the bipolar and unipolar mode.

Figure 6. Example 1, CS/CONV Starts a Conversion and Remains HIGH Until Next Data Transfer. With CS/CONV Remaining HIGH After the Conversion, Automatic Nap Modes Provides Power Reduction at Reduced Sample Rate.

Figure 7. Example 2, CS/CONV Starts a Conversion With Short Active HIGH Pulse. With CS/CONV Returning LOW Before the Conversion, the ADC Remains Powered Up.

Figure 9. LTC1863/LTC1867 Unipolar Transfer Characteristics (Straight Binary)

PACKAGE DESCRIPTION

GN Package 16-Lead Plastic SSOP (Narrow .150 Inch) (Reference LTC DWG # 05-08-1641)

NOTE: 1. CONTROLLING DIMENSION: INCHES

- INCHES 2. DIMENSIONS ARE IN (MILLIMETERS)
- 3. DRAWING NOT TO SCALE
- * DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- ** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

15

RELATED PARTS

