



SBOS342B-DECEMBER 2008-REVISED AUGUST 2009

Wideband, Unity-Gain Stable, JFET-Input OPERATIONAL AMPLIFIER

FEATURES

• HIGH BANDWIDTH: 650MHz (G = +1V/V)

• HIGH SLEW RATE: 2550V/μs (4V Step)

EXCELLENT THD: –78dBc at 10MHz

LOW INPUT VOLTAGE NOISE: 8.9nV/√Hz

• FAST OVERDRIVE RECOVERY: 8ns

• FAST SETTLING TIME (1% 4V Step): 8ns

LOW INPUT OFFSET VOLTAGE: ±1mV


LOW INPUT BIAS CURRENT: ±10pA


HIGH OUTPUT CURRENT: 70mA

APPLICATIONS

- HIGH-IMPEDANCE DATA ACQUISITION INPUT AMPLIFIER
- HIGH-IMPEDANCE OSCILLOSCOPE INPUT AMPLIFIER
- WIDEBAND PHOTODIODE TRANSIMPEDANCE AMPLIFIER
- WAFER SCANNING EQUIPMENT

TRANSIMPEDANCE GAIN vs FREQUENCY ($C_D = 22pF$)





DESCRIPTION

The OPA659 combines a very wideband, unity-gain stable, voltage-feedback operational amplifier with a JFET-input stage to offer an ultra-high dynamic range amplifier for high impedance buffering in data acquisition applications such as oscilloscope front-end amplifiers and machine vision applications such as photodiode transimpedance amplifiers used in wafer inspection.

The wide 650MHz unity-gain bandwidth is complemented by a very high 2550V/µs slew rate.

The high input impedance and low bias current provided by the JFET input are supported by the low 8.9nV/\(\text{Hz}\) input voltage noise to achieve a very low integrated noise in wideband photodiode transimpedance applications.

Broad transimpedance bandwidths are possible with the high 350MHz gain bandwidth product of this device

Where lower speed with lower quiescent current is required, consider the OPA656. Where unity-gain stability is not required, consider the OPA657.

RELATED OPERATIONAL AMPLIFIER PRODUCTS

DEVICE	V _s (V)	BW (MHz)	SLEW RATE (V/μs)	VOLTAGE NOISE (nV/√Hz)	AMPLIFIER DESCRIPTION
OPA356	+5	200	300	5.80	Unity-Gain Stable CMOS
OPA653	±6	500	2675	6.1	Fixed Gain of +2V/V JFET-Input
OPA656	±5	500	290	7	Unity-Gain Stable JFET-Input
OPA657	±5	1600	700	4.8	Gain of +7 Stable JFET-Input
OPA627	±15	16	55	4.5	Unity-Gain Stable DI-FET-Input
THS4631	±15	105	900	7	Unity-Gain Stable JFET-Input

AV.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA659	SOT23-5	DBV	-40°C to +85°C	BZX	OPA659IDBVT	Tape and reel, 250
OFA659	30123-3	DBV	-40 C to +65 C	BZA	OPA659IDBVR	Tape and reel, 3000
OPA659	VSON-8	DRB	-40°C to +85°C	OBFI	OPA659IDRBT	Tape and reel, 250
OF A039	V 30IN-0	DKB	-40 C 10 +65 C	OBFI	OPA659IDRBR	Tape and reel, 3000


⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS


Over operating free-air temperature range (unless otherwise noted).

		OPA653	UNIT
Power Su	ipply Voltage V _{S+} to V _{S-}	±6.5	V
Input Volt	age	±V _S	V
Input Cur	rent	100	mA
Output Co	urrent	100	mA
Continuo	us Power Dissipation	See Thermal	Characteristics
Operating	Free Air Temperature Range, T _A	-40 to +85	°C
Storage T	emperature Range	-65 to +150	°C
Maximum	Junction Temperature, T _J	+150	°C
Maximum	Junction Temperature, T _J (continuous operation for long term reliability)	+125	°C
	Human Body Model (HBM)	4000	V
ESD Rating:	Charge Device Model (CDM)	1000	V
rtating.	Machine Model	200	V

DRB PACKAGE VSON-8 (TOP VIEW)



Note: NC: Not connected.



www.ti.com

ELECTRICAL CHARACTERISTICS: V_S = $\pm 6V$ At R_F = 0Ω , G = +1V/V, and R_L = 100Ω , T_A = $+25^{\circ}C$, unless otherwise noted.

			OPA659			TEST	
PARAMETER	CONDITIONS	MIN TYP MAX			UNIT	LEVEL ⁽¹⁾	
AC PERFORMANCE							
Small-Signal Bandwidth	$V_{O} = 200 \text{mV}_{PP}, G = +1 \text{V/V}$		650		MHz	С	
	$V_{O} = 200 \text{mV}_{PP}, G = +2 \text{V/V}$		335		MHz	С	
	$V_{O} = 200 \text{mV}_{PP}, G = +5 \text{V/V}$		75		MHz	С	
	$V_{O} = 200 \text{mV}_{PP}, G = +10 \text{V/V}$		35		MHz	С	
Gain Bandwidth Product	G > +10V/V		350		MHz	С	
Bandwidth for 0.1dB Flatness	$G = +2V/V, V_O = 2V_{PP}$		55		MHz	С	
Large-Signal Bandwidth	$V_0 = 2V_{PP}, G = +1V/V$		575		MHz	В	
Slew Rate	$V_O = 4V$ Step, $G = +1V/V$		2550		V/μs	В	
Rise and Fall Time	$V_O = 4V$ Step, $G = +1V/V$		1.3		ns	С	
Settling Time to 1%	$V_O = 4V$ Step, $G = +1V/V$		8		ns	С	
Pulse Response Overshoot	$V_O = 4V$ Step, $G = +1V/V$		12		%	С	
Harmonic Distortion	$V_{O} = 2V_{PP}, G = +1V/V, f = 10MHz$						
2nd harmonic			-79		dBc	С	
3rd harmonic			-100		dBc	С	
Intermodulation Distortion	$V_O = 2V_{PP}$ Envelope (each tone $1V_{PP}$), $G = +2V/V$, $f_1 = 10MHz$, $f_2 = 11MHz$						
2nd intermodulation			-72		dBc	С	
3rd intermodulation			-96		dBc	С	
Input Voltage Noise	f > 100kHz		8.9		nV/√ Hz	С	
Input Current Noise	f < 10MHz		1.8		fA/√Hz	С	
DC PERFORMANCE							
Open-Loop Voltage Gain (A _{OL})	$T_A = +25^{\circ}C, V_{CM} = 0V, R_L = 100\Omega$	52	58		dB	Α	
	$T_A = -40$ °C to +85°C, $V_{CM} = 0$ V, $R_L = 100\Omega$	49	55		dB	В	
Input Offset Voltage	$T_A = +25^{\circ}C, V_{CM} = 0V$		±1	±5	mV	Α	
	$T_A = -40$ °C to +85°C, $V_{CM} = 0$ V, DRB package		±1.5	±7.6	mV	В	
	$T_A = -40$ °C to +85°C, $V_{CM} = 0$ V, DBV package		±1.5	±8.9	mV	В	
Average offset voltage drift ⁽²⁾	$T_A = -40$ °C to +85°C, $V_{CM} = 0$ V, DRB package		±10	±40	μV/°C	В	
	$T_A = -40$ °C to +85°C, $V_{CM} = 0$ V, DBV package		±10	±60	μV/°C	В	
Input Bias Current	$T_A = +25^{\circ}C, V_{CM} = 0V$		±10	±50	pА	Α	
	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CM} = 0V$		±240	±1200	pА	В	
	$T_A = -40$ °C to +85°C, $V_{CM} = 0$ V		±640	±3200	pА	В	
	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CM} = 0V$		±5	±26	pA/°C	В	
Average input bias current drift	$T_A = -40$ °C to +85°C, $V_{CM} = 0$ V		±7	±34	pA/°C	В	
Input Offset Current	$T_A = +25^{\circ}C, V_{CM} = 0V$		±5	±25	pА	Α	
	$T_A = 0$ °C to +70°C, $V_{CM} = 0$ V		±120	±600	pА	В	
	$T_A = -40$ °C to +85°C, $V_{CM} = 0$ V		±320	±1600	pА	В	

⁽¹⁾ Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation. **(C)** Typical value only for information. (2) DRB package only.



ELECTRICAL CHARACTERISTICS: $V_s = \pm 6V$ (continued)

At R_F = 0Ω , G = +1V/V, and R_L = 100Ω , T_A = +25°C, unless otherwise noted.

			OPA659		TEST	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	LEVEL ⁽¹⁾
INPUT						
Common-Mode Input Range (3)	T _A = +25°C	±3	±3.5		V	Α
	$T_A = -40$ °C to +85°C	±2.87	±3.37		V	В
Common-Mode Rejection Ratio	$T_A = +25^{\circ}C, V_{CM} = \pm 0.5V$	68	70		dB	Α
	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \ V_{CM} = \pm 0.5\text{V}$	64	66		dB	В
Input Impedance						
Differential			10 ¹² 1		Ω pF	С
Common-mode			10 ¹² 2.5		Ω pF	С
OUTPUT						
Output Voltage Swing	T _A = +25°C, No Load	±4.6	±4.8		V	Α
	$T_A = +25^{\circ}C, R_L = 100\Omega$	±3.8	±4.0		V	Α
	$T_A = -40$ °C to +85°C, No Load	±4.45	±4.65		V	В
	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \ R_L = 100\Omega$	±3.65	±3.85		V	В
Output Current, Sourcing, Sinking	T _A = +25°C	±60	±70		mA	Α
	$T_A = -40$ °C to +85°C	±56	±65		mA	В
Closed-Loop Output Impedance	G = +1V/V, f = 100kHz		0.04		Ω	С
POWER SUPPLY						
Operating Voltage		±3.5	±6	±6.5	V	В
Quiescent Current	T _A = +25°C	30.5	32	33.5	mA	Α
	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	28.3		35.7	mA	В
Power-Supply Rejection Ratio (PSRR)	$T_A = 25^{\circ}C$, $V_S = \pm 5.5V$ to $\pm 6.5V$	58	62		dB	Α
	$T_A = -40$ °C to 85°C, $V_S = \pm 5.5$ V to ± 6.5 V	56	60		dB	Α
THERMAL CHARACTERISTICS						
Specified Operating Range DRB and DRV Packages		-40		+85	°C	С
Thermal Resistance, θ_{JA}	Junction-to-ambient					
DRB VSON-8			55		°C/W	С
DRV SOT23-5			105		°C/W	С

⁽³⁾ Tested <6dB below minimum specified CMRR at ±CMIR limits.



TYPICAL CHARACTERISTICS

Table of Graphs

TITLE	FIGURE			
Noninverting Small-Signal Frequency Response	$V_O = 200 \text{mV}_{PP}$	Figure 1		
Noninverting Large-Signal Frequency Response	Noninverting Large-Signal Frequency Response $V_O = 2V_{PP}$			
Noninverting Large-Signal Frequency Response	$V_O = 6V_{PP}$	Figure 3		
Inverting Small-Signal Frequency Response	$V_O = 200 \text{mV}_{PP}$	Figure 4		
Inverting Large-Signal Frequency Response	$V_O = 2V_{PP}$	Figure 5		
Inverting Large-Signal Frequency Response	$V_O = 6V_{PP}$	Figure 6		
Noninverting Transient Response	0.5V Step	Figure 7		
Noninverting Transient Response	2V Step	Figure 8		
Noninverting Transient Response	5V Step	Figure 9		
Inverting Transient Response	0.5V Step	Figure 10		
Inverting Transient Response	2V Step	Figure 11		
Inverting Transient Response	5V Step	Figure 12		
Harmonic Distortion vs Frequency		Figure 13		
Harmonic Distortion vs Noninverting Gain	Figure 14			
Harmonic Distortion vs Inverting Gain	Figure 15			
Harmonic Distortion vs Load Resistance	Figure 16			
Harmonic Distortion vs Output Voltage	Figure 17			
Harmonic Distortion vs ±Supply Voltage	Figure 18			
Two-Tone, Second- and Third-Order Intermodulation Distortion vs Frequency		Figure 19		
Overdrive Recovery	Gain = +2V/V	Figure 20		
Overdrive Recovery	Gain = −2V/V	Figure 21		
Input-Referred Voltage Spectral Noise Density		Figure 22		
Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Frequency		Figure 23		
Recommended R _{ISO} vs Capacitive Load		Figure 24		
Frequency Response vs Capacitive Load		Figure 25		
Open-Loop Gain and Phase		Figure 26		
Closed-Loop Output Impedance vs Frequency	Figure 27			
Transimpedance Gain vs Frequency	Figure 28			
ransimpedance Gain vs Frequency $C_D = 22pF$		Figure 29		
Transimpedance Gain vs Frequency	Figure 30			
Transimpedance Gain vs Frequency	C _D = 100pF	Figure 31		
Maximum/Minimum ±V _{OUT} vs R _{LOAD}		Figure 32		
Slew Rate vs V _{OUT} Step	Figure 33			

Copyright © 2008–2009, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS

At $V_S = \pm 6V$, $R_F = 0\Omega$, G = +1V/V, and $R_L = 100\Omega$, unless otherwise noted.

NONINVERTING SMALL-SIGNAL FREQUENCY RESPONSE $(V_O = 200 \text{mV}_{PP})$




Figure 1.

NONINVERTING LARGE-SIGNAL FREQUENCY RESPONSE $(V_O = 2V_{PP})$




Figure 2.

NONINVERTING LARGE-SIGNAL FREQUENCY RESPONSE $(V_O = 6V_{PP})$




Figure 3.

INVERTING SMALL-SIGNAL FREQUENCY RESPONSE $(V_O = 200 \text{mV}_{PP})$




Figure 4.

INVERTING LARGE-SIGNAL FREQUENCY RESPONSE $(V_O = 2V_{PP})$




Figure 5.

INVERTING LARGE-SIGNAL FREQUENCY RESPONSE ($V_O = 6V_{PP}$)




Figure 6.



At $V_S = \pm 6V$, $R_F = 0\Omega$, G = +1V/V, and $R_L = 100\Omega$, unless otherwise noted.




Figure 7.




Figure 8.






Figure 9.










Figure 12.



-50

-55

 $V_S = \pm 6.0V$

 $R_i = 100\Omega$

At V_S = ±6V, R_F = 0 Ω , G = +1V/V, and R_L = 100 Ω , unless otherwise noted.




Figure 13.

-60 $V_{OUT} = 2V_{PP}$ Harmonic Distortion (dBc) f = 10MHz-65 -70 -75 Third -80 Harmonic -85 _90 -95 -100 2 6 8 10 0 Noninverting Gain (V/V)

HARMONIC DISTORTION vs NONINVERTING GAIN AT 10MHz

Second

Harmonic

Figure 14.

HARMONIC DISTORTION vs INVERTING GAIN AT 10MHz




Figure 15.

HARMONIC DISTORTION vs LOAD RESISTANCE AT 10MHz






Figure 16.

HARMONIC DISTORTION vs OUTPUT VOLTAGE








Figure 18.



At V_S = ±6V, R_F = 0 Ω , G = +1V/V, and R_L = 100 Ω , unless otherwise noted.




Figure 19.




Figure 20.





Figure 21.



10

100


Frequency (Hz) Figure 22.

10k

100k

1M

10M







Figure 24.




At V_S = ±6V, R_F = 0 Ω , G = +1V/V, and R_L = 100 Ω , unless otherwise noted.



OPEN-LOOP GAIN AND PHASE 60 0 50 40 -45 Open-Loop Phase (gg) Gain Open-Loop Gain 30 20 Phase -90 10 0 -135-10-20 -180 10k 100k 1M 10M 100M 1G Frequency (Hz)

Figure 25.

CLOSED-LOOP OUTPUT IMPEDANCE vs FREQUENCY



TRANSIMPEDANCE GAIN vs FREQUENCY ($C_D = 10pF$)

Figure 26.





Figure 27.

TRANSIMPEDANCE GAIN



TRANSIMPEDANCE GAIN vs FREQUENCY ($C_D = 47pF$)

Figure 28.





Figure 30.



At $V_S = \pm 6V$, $R_F = 0\Omega$, G = +1V/V, and $R_L = 100\Omega$, unless otherwise noted.







Figure 32.





APPLICATION INFORMATION

Wideband, Noninverting Operation

The OPA659 is a very broadband, unity-gain stable, voltage-feedback amplifier with a high impedance JFET-input stage. Its very high gain bandwidth product (GBP) of 350MHz can be used to either deliver high signal bandwidths for low-gain buffers, or to deliver broadband, low-noise, transimpedance bandwidth to photodiode-detector applications. The OPA659 is designed to to provide very low distortion and accurate pulse response with low overshoot and ringing. To achieve the full performance of the OPA659, careful attention to printed circuit board (PCB) layout and component selection are required, as discussed in the remaining sections of this data sheet.

Figure 34 shows the noninverting gain of +1 circuit; Figure 35 shows the more general circuit used for other noninverting gains. These circuits are used as the basis for most of the noninverting gain Typical Characteristics graphs. Most of the graphs were characterized using signal sources with 50Ω driving impedance, and with measurement equipment presenting a 50Ω load impedance. In Figure 34, the shunt resistor R_T at V_{IN} should be set to 50Ω to match the source impedance of the test generator and cable, while the series output resistor, R_{OUT}, at V_{OUT} should also be set to 50Ω to provide matching impedance for the measurement equipment load and Generally, data sheet voltage specifications are measured at the output pin, V_{OUT}, in Figure 34 and Figure 35.




Figure 34. Noninverting Gain of +1 Test Circuit

Voltage-feedback op amps can use a wide range of resistor values to set the gain. To retain a controlled frequency response for the noninverting voltage amplifier of Figure 35, the parallel combination of R_{F} || R_{G} should always be less than 200 Ω . In the noninverting configuration, the parallel combination of R_{F} || R_{G} forms a pole with the parasitic input and board layout capacitance at the inverting input of the OPA659. For best performance, this pole should be at a frequency greater than the closed-loop bandwidth for the OPA659. For this reason, a direct short from the output to the inverting input is recommended for the unity-gain follower application. Table 1 lists several recommended resistor values for noninverting gains with a 50Ω input/output match.




Figure 35. General Noninverting Test Circuit

Table 1. Resistor Values for Noninverting Gains with 50Ω Input/Output Match

NONINVERTING GAIN	R _F	R _G	R _T	R _{OUT}
+1	0	Open	49.9	49.9
+2	249	249	49.9	49.9
+5	249	61.9	49.9	49.9
+10	249	27.4	49.9	49.9



Wideband, Inverting Gain Operation

The circuit of Figure 36 shows the inverting gain test circuit used for most of the inverting Typical Characteristics graphs. As with the noninverting applications, most of the curves were characterized using signal sources with 50Ω driving impedance, and with measurement equipment that presents a 50Ω load impedance. In Figure 36, the shunt resistor R_T at V_{IN} should be set so the parallel combination of the shunt resistor and R_G equals 50Ω to match the source impedance of the test generator and cable, while the series output resistor R_{OUT} at V_{OUT} should also be set to 50Ω to provide matching impedance for the measurement equipment load and cable. Generally, data sheet voltage swing specifications are measured at the output pin, V_{OUT} , in Figure 36.




Figure 36. General Inverting Test Circuit

The inverting circuit can also use a wide range of resistor values to set the gain; Table 2 lists several recommended resistor values for inverting gains with a 50Ω input/output match.

Table 2. Resistor Values for Inverting Gains with 50Ω Input/Output Match

INVERTING GAIN	R _F	R_{G}	R _T	R _{OUT}
-1	249	249	61.9	49.9
-2	249	124	84.5	49.9
– 5	249	49.9	Open	49.9
-10	499	49.9	Open	49.9

Figure 36 shows the noninverting input tied directly to ground. Often, a bias current-cancelling resistor to ground is included here to nullify the dc errors caused by input bias current effects. For a JFET input op amp such as the OPA659, the input bias currents are so low that dc errors caused by input bias currents are negligible. Thus, no bias current-cancelling resistor is recommended at the noninverting input.

Wideband, High-Sensitivity, Transimpedance Design

The high GBP and low input voltage and current noise for the OPA659 make it an ideal wideband, transimpedance amplifier for low to moderate transimpedance gains. Higher transimpedance gains (above $100k\Omega$) can benefit from the low input noise current of a JFET input op amp such as the OPA659. Designs that require high bandwidth from a large area detector can benefit from the low input voltage noise for the OPA659. This input voltage noise is peaked up over frequency by the diode source capacitance, and in many cases, may become the limiting factor to input sensitivity. The key elements to the design are the expected diode capacitance (C_D) with the reverse bias voltage (-VB) applied, the desired transimpedance gain, R_F, and the GBP for the OPA659 (350MHz). Figure 37 shows a general transimpedance amplifier circuit, or TIA, using the OPA659. Given the source diode capacitance plus parasitic input capacitance for the OPA659, the transimpedance gain, and known GBP, the feedback capacitor value, C_F, may be calculated to avoid excessive peaking in the frequency response.




Figure 37. Wideband, Low-Noise, Transimpedance Amplifier (TIA)



To achieve a maximally flat second-order Butterworth frequency response, the feedback pole should be set to:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}}$$
 (1)

For example, adding the common mode and differential mode input capacitance (0.7 + 2.8 = 3.5)pF to the diode source with the 20pF capacitance, and targeting a $100k\Omega$ transimpedance gain using the 350MHz GBP for the OPA659, requires a feedback pole set to 3.44MHz. This pole in

turn requires a total feedback capacitance of 0.46pF. Typical surface mount resistors have a parasitic capacitance of 0.2pF, leaving the required 0.26pF value to achieve the required feedback pole. This calculation gives an approximate 4.9MHz, -3dB bandwidth computed by:

$$f_{-3dB} = \sqrt{\frac{GBP}{2\pi R_F C_D}}$$
 (2)

Table 3 lists the calculated component values and –3dB bandwidths for various TIA gains and diode capacitance.

Table 3. OPA659 TIA Component Values and Bandwidth for Various Diode Capacitance and Gains

	C _{DIODE} = 10pF							
C _D	R _F	C _F	f_3dB					
13.5 pF	1kΩ	3.50pF	64.24MHz					
13.5 pF	10kΩ	1.11pF	20.31MHz					
13.5 pF	100kΩ	0.35pF	6.42MHz					
13.5 pF	1ΜΩ	0.11pF	2.03MHz					
	C _{DIODE} = 20pF							
23.5 pF	1kΩ	4.62pF	48.69MHz					
23.5 pF	10kΩ	1.46pF	15.40MHz					
23.5 pF	100kΩ	0.46pF	4.87MHz					
23.5 pF	1ΜΩ	0.15pF	1.54MHz					
	C _{DIODE}	= 50pF						
53.5 pF	1kΩ	6.98pF	32.27MHz					
53.5 pF	10kΩ	2.21pF	10.20MHz					
53.5 pF	100kΩ	0.70pF	3.23MHz					
53.5 pF	1ΜΩ	0.22pF	1.02MHz					
	C _{DIODE} = 100pF							
103.5 pF	1kΩ	9.70pF	23.20MHz					
103.5 pF	10kΩ	3.07pF	7.34MHz					
103.5 pF	100kΩ	0.97pF	2.32MHz					
103.5 pF	1ΜΩ	0.31pF	0.73MHz					



OPERATING SUGGESTIONS

Setting Resistor Values to Minimize Noise

The OPA659 provides a very low input noise voltage. To take full advantage of this low input noise, designers must pay careful attention to other possible noise contributors. Figure 38 shows the op amp noise analysis model with all the noise terms included. In this model, all the noise terms are taken to be noise voltage or current density terms in either nV/ $\sqrt{\text{Hz}}$ or pA/ $\sqrt{\text{Hz}}$.




Figure 38. Op Amp Noise Analysis Model

The total output spot noise voltage can be computed as the square root of the squared contributing terms to the output noise voltage. This computation adds all the contributing noise powers at the output by superposition, then takes the square root to arrive at a spot noise voltage. Equation 3 shows the general form for this output noise voltage using the terms shown in Figure 38.

$$e_{O} = \sqrt{\left[4kTR_{T} + (I_{BN}R_{T})^{2} + e_{N}^{2}\right]\left[1 + \frac{R_{F}}{R_{G}}\right]^{2} + (I_{BI}R_{F})^{2} + 4kTR_{F}\left[1 + \frac{R_{F}}{R_{G}}\right]}$$
(3)

Dividing this expression by the noise gain ($G_N = 1 + R_F/R_G$) gives the equivalent input-referred spot noise voltage at the noninverting input, as Equation 4 shows.

$$e_{NI} = \sqrt{4kTR_T + (I_{BN}R_T)^2 + e_N^2 + \left(\frac{I_{BI}R_F}{Noise Gain}\right)^2 + \left(\frac{4kTR_F}{Noise Gain}\right)}$$
(4)

Putting high resistor values into Equation 4 can quickly dominate the total equivalent input-referred noise. A source impedance on the noninverting input of $5k\Omega$ adds a Johnson voltage noise term equal to that of the amplifier alone (8.9nV/Hz). While the JFET input of the OPA659 is ideal for high source impedance applications in the noninverting configuration of Figure 34 or Figure 35, both the overall bandwidth and noise are limited by high source impedances.

Frequency Response Control

Voltage-feedback op amps such as the OPA659 exhibit decreasing signal bandwidth as the signal gain increases. In theory, this relationship is described by the gain bandwidth product (GBP) shown in the Electrical Characteristics. Ideally, dividing the GBP by the noninverting signal gain (also called the Noise Gain, or NG) can predict the closed-loop bandwidth. In practice, this guideline is valid only when the phase margin approaches 90 degrees, as it does in high gain configurations. At low gains (with increased feedback factors), most high-speed amplifiers exhibit a more complex response with lower phase margins. The OPA659 is compensated to give a maximally-flat frequency response at a noninverting gain of +1 (see Figure 34). This compensation results in a typical gain of +1 bandwidth of 650MHz, far exceeding that predicted by dividing the 350MHz GBP by 1. Increasing the gain causes the phase margin to approach 90 degrees and the bandwidth to more closely approach the predicted value of (GBP/NG). At a gain of +10, the OPA659 shows the 35MHz bandwidth predicted using the simple formula and the typical GBP of 350MHz. Unity-gain stable op amps such as the OPA659 can also be band-limited in gains other than +1 by placing a capacitor across the feedback resistor. For the noninverting configuration of Figure 35, a capacitor across the feedback resistor decreases the gain with frequency down to a gain of +1. For instance, to band-limit a gain of +2 design to 20MHz, a 32pF capacitor can be placed in parallel with the 249Ω feedback resistor. This configuration, however, only decreases the gain from 2 to 1. Using a feedback capacitor to limit the signal bandwidth is more effective in the inverting configuration of Figure 36. Adding that same capacitance to the feedback of Figure 36 sets a pole in the signal frequency response at 20MHz, but in this case it continues to attenuate the signal gain to less than 1. Note, however, that the noise gain of the circuit is only reduced to a gain of 1 with the addition of the feedback capacitor.



Driving Capacitive Loads

One of the most demanding, and yet very common, load conditions for an op amp is capacitive loading. The OPA659 is very robust, but care should be taken with light loading scenarios so that output capacitance does not decrease stability and increase closed-loop frequency response peaking when a capacitive load is placed directly on the output pin. When the amplifier open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. Several external solutions to this problem have been suggested. When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor, R_{ISO}, between the amplifier output and the capacitive load. In effect, this resistor isolates the phase shift from the loop gain of the amplifier, thus increasing the phase margin and improving stability. The Typical Characteristics show the recommended RISO versus capacitive load and the resulting frequency response with a $1k\Omega$ load (see Figure 24). Note that larger R_{ISO} values are required for lower capacitive loading. In this case, a design target of a maximally-flat frequency response was used. Lower values of RISO may be used if some peaking can be tolerated. Also, operating at higher gains (instead of the +1 gain used in the Typical Characteristics) requires lower values of R_{ISO} for a minimally-peaked frequency response. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA659. Moreover, long PCB traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the OPA659 output pin (see the Board Layout section).

With heavier loads (for example, the 100Ω load presented in the test circuits and used for testing typical characteristic performance), the OPA659 is very robust; R_{ISO} can be as low as 10Ω with capacitive loads less than 5pF and continue to show a flat frequency response.

Distortion Performance

The OPA659 is capable of delivering a low distortion signal at high frequencies over a wide range of gains. The distortion plots in the Typical Characteristics show the typical distortion under a wide variety of conditions. Generally, until the fundamental signal reaches very high frequencies or powers, the second harmonic dominates the distortion with a negligible third harmonic component. Focusing then on the second harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network: in noninverting configuration, this network is the sum of R_F + R_G, while in the inverting configuration the network is only R_F (see Figure 35). Increasing the output voltage swing directly increases harmonic distortion. A 6dB increase in output swing generally increases the second harmonic by 12dB and the third harmonic by 18dB. Increasing the signal gain also increases the second-harmonic distortion. Again, a 6dB increase in gain increases the second and third harmonics by about 6dB, even with a constant output power and frequency. Finally, the distortion increases as the fundamental frequency increases because of the rolloff in the loop gain with frequency. Conversely, the distortion improves going to lower frequencies, to the dominant open-loop pole approximately 300kHz.

Note that power-supply decoupling is critical for harmonic distortion performance. In particular, for optimal second-harmonic performance, the power-supply high-frequency $0.1\mu F$ decoupling capacitors to the positive and negative supply pins should be brought to a single point ground located away from the input pins.

The OPA659 has an extremely low third-order harmonic distortion. This characteristic also shows up in the two-tone, third-order intermodulation spurious (IMD3) response curves (see Figure 19). The third-order spurious levels are extremely low (less than -100dBc) at low output power levels and frequencies below 10MHz. The output stage continues to hold these levels low even as the fundamental power reaches higher levels. As with most op amps, the spurious intermodulation powers do not increase as predicted by a traditional intercept model. As the fundamental power level increases, the dynamic range does not decrease significantly. For two tones centered at 10MHz, with -2dBm/tone into a matched 50Ω load (that is, $0.5V_{PP}$ for each tone at the load, which requires 2V_{PP} for the overall two-tone envelope at the output pin), the Characteristics show a 96dBc difference between the test tones and the third-order intermodulation spurious levels. This exceptional performance improves further when operating at lower frequencies and/or higher load impedances.

www.ti.com

Board Layout

Achieving optimum performance with a high-frequency amplifier such as the OPA659 requires careful attention to PCB layout parasitics and external component types. Recommendations that can optimize device performance include the following.

- a) Minimize parasitic capacitance to any ac ground for all of the signal input/output (I/O) pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the noninverting input, it can react with the source impedance to cause unintentional band-limiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- b) Minimize the distance (less than 0.25in, or 6,35mm) from the power-supply pins to the high-frequency, 0.1µF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Use a single point ground, located away from the input pins, for the positive and negative supply high-frequency, 0.1µF decoupling capacitors. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections should always be decoupled with these capacitors. Larger $(2.2\mu F$ to $10\mu F)$ decoupling capacitors, effective at lower frequencies, should also be used on the supply pins. These larger capacitors may be placed somewhat farther from the device and may be shared among several devices in the same area of the PCB.
- c) Careful selection and placement of external high-frequency components preserves the performance of the OPA659. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film and carbon composition, axially-leaded resistors can also provide good high-frequency performance. Again, keep the leads and PCB trace length as short as possible. Never use wirewound-type resistors in a high-frequency application. The inverting input pin is the most sensitive to parasitic capacitance; consequently, always position the feedback resistor as close to the negative input as possible. The output is also sensitive to parasitic capacitance; therefore, position a series output resistor (in this case, R_{ISO}) as close to the output pin as possible.

Other network components, such as noninverting input termination resistors, should also be placed close to the package. Even with a low parasitic capacitance, excessively high resistor values can create significant time constants that can degrade

device performance. Good axial metal film or surface-mount resistors have approximately 0.2pF in shunt with the resistor. For resistor values greater than $1.5k\Omega$, this parasitic capacitance can add a pole and/or zero below 500MHz that can affect circuit operation. Keep resistor values as low as possible, consistent with load driving considerations. It is recommended to keep $R_F \parallel \tilde{R}_G$ less than 250 Ω . This low value ensures that the resistor noise terms remain low, and minimizes the effects of the parasitic capacitance. Transimpedance applications example, see Figure 37) can use the feedback resistor required by the application as long as the feedback compensation capacitor is set given consideration to all parasitic capacitance terms on the inverting node.

d) Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils, or 1,27cm to 2,54cm) should be used. Estimate the total capacitive load and set $R_{\rm ISO}$ from the plot of $Recommended\ R_{\rm ISO}\ vs$ $Capacitive\ Load\ (Figure\ 24)$. Low parasitic capacitive loads (less than 5pF) may not need an $R_{\rm ISO}$ because the OPA659 is nominally compensated to operate with a 2pF parasitic load.

Higher parasitic capacitive loads without an R_{ISO} are allowed as the signal gain increases (increasing the unloaded phase margin). If a long trace is required, the 6dB signal loss intrinsic doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary onboard, and in fact a higher impedance environment improves distortion as shown in the distortion versus load plots. With a characteristic board trace impedance defined based on board material and trace dimensions, a matching series resistor into the trace from the output of the OPA659 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. the 6dB attenuation lf doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case, and set the series resistor value as shown in the plot of R_{ISO} vs Capacitive Load (Figure 24). This configuration does not preserve signal integrity as



well as a doubly-terminated line. If the input impedance of the destination device is low, there will be some signal attenuation as a result of the voltage divider formed by the series output into the terminating impedance.

- e) Socketing a high-speed part such as the OPA659 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network that can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA659 directly onto the board.
- f) The thermal slug on bottom of OPA659 DRB package must be tied to the most negative supply. The DRB package is a PowerPAD thermally-enhanced package. Best results are obtained by soldering the exposed metal tab on the bottom of the OPA659 DRB directly to a metal plane on the PCB that is connected to the most negative supply voltage of the op amp. General layout guidelines can be found in the application reports, PowerPADTM Layout Guidelines (SLOA120) and PowerPADTM Made Easy (SLMA004), both available for download from the TI web site at www.ti.com. It may also be helpful to copy the EVM layout shown in the Evaluation Module section.

PowerPAD™ Information

The DRB package option is a PowerPAD™ package that includes a thermal pad for increased thermal performance. When using this package, it is recommended to distribute the negative supply as a power plane, and tie the PowerPAD to this supply with multiple vias for proper power dissipation. For proper operation, the PowerPAD must be tied to the most negative supply voltage. It is recommended to use five evenly-spaced vias under the device as

shown in the EVM layer views (see Figure 41). For more general data and detailed information about the PowerPAD package, refer to the *PowerPADTM Thermally Enhanced Package* application note (SLMA002).

Input and ESD Protection

The OPA659 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute Maximum Ratings table. All device pins are protected with internal ESD protection diodes to the power supplies, as Figure 39 shows.




Figure 39. Internal ESD Protection

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (for example, in systems with ±12V supply parts driving into the OPA659), current limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible because high values degrade both noise performance and frequency response.



EVALUATION MODULE

Schematic and PCB Layout

Figure 40 is the OPA659EVM schematic. Layers 1 through 4 of the PCB are shown in Figure 41. It is recommended to follow the layout of the external components near to the amplifier, ground plane construction, and power routing as closely as possible.




Figure 40. OPA659EVM Schematic




Figure 41. OPA659EVM Layers 1 through 4

Copyright © 2008–2009, Texas Instruments Incorporated



Bill of Materials

Table 4 lists the bill of material for the OPA659EVM as supplied from TI.

Table 4. OPA659EVM Parts List

ITEM	DESCRIPTION	SMD SIZE	REFERENCE DESIGNATOR	QUANTITY	MANUFACTURER PART NUMBER
1	Cap, 10.0μF, Tantalum, 10%, 35V	D	C1, C2	2	(AVX) TAJ106K035R
2	Cap, 0.1μF, Ceramic, X7R, 16V	0603	C3, C4	2	(AVX) 0603YC104KAT2A
3	Open	0603	R1, R2	2	
4	Resistor, 0Ω	0603	R4	1	(ROHM) MCR03EZPJ000
5	Resistor, 49.9Ω, 1/10W, 1%	0603	R3, R5	2	(ROHM) MCR03EZPFX49R9
6	Jack, Banana Receptance, 0.25in diameter hole		J4, J5, J8	3	(SPC) 813
7	Connector, Edge, SMA PCB Jack		J1, J2, J3	3	(JOHNSON) 142-0701-801
8	Test Point, Black		TP1	1	(KEYSTONE) 5001
9	IC, OPA659		U1	1	(TI) OPA659DRB
10	Standoff, 4-40 HEX, 0.625in length			4	(KEYSTONE) 1808
11	Screw, Phillips, 4-40, .250in			4	SHR-0440-016-SN
12	Board, Printed Circuit			1	(TI) EDGE# 6506173
13	Bead, Ferrite, 3A, 80Ω	1206	FB1, FB2	2	(STEWARD) HI1206N800R-00



Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

	Changes from Revision A (March, 2009) to Revision B	Page
 Added <i>DRB package</i> to test condition for Input Offset Voltage parameter, T_A = −40°C to +85°C. Added performance specifications for Input Offset Voltage parameter, DBV package. Added performance specifications for Average Offset Voltage Drift parameter, DBV package. Added footnote (2) to <i>Electrical Characteristics</i> (V_S = ±6V) table. Added paragraph (f) to the <i>Board Layout</i> section. Added <i>PowerPAD™ Information</i> section. Changes from Original (December, 2008) to Revision A 	Removed footnote and table markings regarding SOT23-5 package availability	2
 Added performance specifications for Input Offset Voltage parameter, DBV package Added performance specifications for Average Offset Voltage Drift parameter, DBV package Added footnote (2) to Electrical Characteristics (V_S = ±6V) table. Added paragraph (f) to the Board Layout section Added PowerPAD™ Information section Changes from Original (December, 2008) to Revision A 	Removed lead temperature specification from Absolute Maximum Ratings table	2
 Added performance specifications for Average Offset Voltage Drift parameter, DBV package Added footnote (2) to Electrical Characteristics (V_S = ±6V) table. Added paragraph (f) to the Board Layout section. Added PowerPAD™ Information section. Changes from Original (December, 2008) to Revision A 	• Added DRB package to test condition for Input Offset Voltage parameter, T _A = -40°C to +85°C	3
 Added footnote (2) to Electrical Characteristics (V_S = ±6V) table. Added paragraph (f) to the Board Layout section. Added PowerPAD™ Information section. Changes from Original (December, 2008) to Revision A 	Added performance specifications for Input Offset Voltage parameter, DBV package	3
Added paragraph (f) to the Board Layout section Added PowerPAD™ Information section Changes from Original (December, 2008) to Revision A Pa	Added performance specifications for Average Offset Voltage Drift parameter, DBV package	3
Added PowerPAD™ Information section Changes from Original (December, 2008) to Revision A Pa	• Added footnote (2) to Electrical Characteristics ($V_S = \pm 6V$) table	3
Changes from Original (December, 2008) to Revision A	Added paragraph (f) to the Board Layout section	18
	Added PowerPAD™ Information section	18
	Changes from Original (December, 2008) to Revision A	Page
 Changed ordering information for SO123-5 (DBV) package and added footnote; availability expected 2Q 2009 	Changed ordering information for SOT23-5 (DBV) package and added footnote; availability expected 2Q 2	2009 2

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
OPA659IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA659IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA659IDRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA659IDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Aug-2009


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA659IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA659IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA659IDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA659IDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 21-Aug-2009




*All dimensions are nominal

7 til diritoriororio di o riorimidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA659IDBVR	SOT-23	DBV	5	3000	190.5	212.7	31.8
OPA659IDBVT	SOT-23	DBV	5	250	190.5	212.7	31.8
OPA659IDRBR	SON	DRB	8	3000	346.0	346.0	29.0
OPA659IDRBT	SON	DRB	8	250	190.5	212.7	31.8

DBV (R-PDSO-G5)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
 - В. This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - C. Body dimensions do not include mold fla D. Falls within JEDEC MO—178 Variation AA.






NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E See the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-2/L 12/10

NOTE: A. All linear dimensions are in millimeters



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com