# 1024-/256-Position, 1% Resistor Tolerance Error, SPI Interface and 50-TP Memory Digital Rheostat

### FEATURES

Single-channel, 1024-/256-position resolution 20 kΩ, 50 kΩ, 100 kΩ nominal resistance Maximum ±1% nominal resistor tolerance error 50-times programmable (50-TP) wiper memory Rheostat mode temperature coefficient: 5 ppm/°C 2.7 V to 5.5 V single-supply operation ±2.5 V to ±2.75 V dual-supply operation for ac or bipolar operations SPI-compatible interface Wiper setting readback Power on refreshed from 50-TP memory Thin LFCSP, 10-lead, 3 mm × 3 mm × 0.8 mm package Compact MSOP, 10-lead, 3 mm × 4.9 mm × 1.1 mm package

**ANALOG DFVICES** 

#### **APPLICATIONS**

Mechanical rheostat replacements Op-amp: variable gain control Instrumentation: gain, offset adjustment Programmable voltage to current conversions Programmable filters, delays, time constants Programmable power supply Sensor calibration

#### **GENERAL DESCRIPTION**


The AD5270/AD5271<sup>1</sup> are single-channel, 1024-/ 256-position digital rheostats that combine industry leading variable resistor performance with nonvolatile memory (NVM) in a compact package.

The AD5270/AD5271 ensure less than 1% end-to-end resistor tolerance error and offer 50-times programmable (50-TP) memory.

The guaranteed industry leading low resistor tolerance error feature simplifies open-loop applications as well as precision calibration and tolerance matching applications.

AD5270/AD5271





The AD5270/AD5271 device wiper settings are controllable through the SPI digital interface. Unlimited adjustments are allowed before programming the resistance value into the 50-TP memory. The AD5270/AD5271 do not require any external voltage supply to facilitate fuse blow and there are 50 opportunities for permanent programming. During 50-TP activation, a permanent blow fuse command freezes the resistance position (analogous to placing epoxy on a mechanical trimmer).

The AD5270/AD5271 are available in a 3 mm  $\times$  3 mm, 10-lead LFCSP package and in a 10-lead MSOP package. The parts are guaranteed to operate over the extended industrial temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

<sup>1</sup> Protected by U.S.Patent Number 7688240; others patents pending

#### Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Features 1
Applications
Functional Block Diagram 1
General Description
Revision History
Specifications
Electrical Characteristics—AD5270
Electrical Characteristics—AD5271 5
Interface Timing Specifications7
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Test Circuits
Theory of Operation
Serial Data Interface

### **REVISION HISTORY**

#### 9/10-Rev. B to Rev. C

Changes to Figure 3 Caption7
Changes to Figure 4 Caption
Deleted Daisy-Chain Operation Section, Added SDO Pin and
Daisy-Chain Operation Section

### 5/10—Rev. A to Rev. B

Added LFCSP Throughout	. 1
Changed OTP to 50-TP Throughout	. 1
Changes to Product Title, Features, and General Description	. 1
Changes to Table 1	. 3
Added Table 3; Renumbered Sequentially	. 4
Changes to Table 4	. 5

	Shift Register	. 18
	RDAC Register	. 18
	50-TP Memory Block	. 18
	Write Protection	. 18
	RDAC and 50-TP Read Operation	. 19
	Shut-Down Mode	. 20
	Resistor Performance Mode	. 20
	Reset	. 20
	SDO Pin and Daisy-Chain Operation	. 21
	RDAC Architecture	. 21
	Programming the Variable Resistor	. 22
	EXT_CAP Capacitor	. 22
	Terminal Voltage Operating Range	. 22
	Power-Up Sequence	. 22
С	outline Dimensions	. 23
	Ordering Guide	. 24

Added Table 6	6
Changes to Table 8 and Table 9	9
Added Figure 6 and changes to Table 10	10
Replaced Typical Performance Characteristics Section	11
Changes to Figure 44	21
Updated Outline Dimensions	23
Changes to Ordering Guide	24
3/10—Rev. 0 to Rev. A	
Changes to Product Title and General Description	1
Changes to Theory of Operation Section	14
10/09—Revision 0: Initial Version	

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS**—AD5270

 $V_{DD} = 2.7 V$  to 5.5 V,  $V_{SS} = 0 V$ ;  $V_{DD} = 2.5 V$  to 2.75 V,  $V_{SS} = -2.5 V$  to -2.75 V;  $-40^{\circ}C < T_A < +125^{\circ}C$ , unless otherwise noted.

Table 1. Parameter	Symbol	Test Conditions/Comments	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE	Symbol	rest conditions/comments	win	тур	wax	Unit
Resolution			10			Bits
Resistor Integral Nonlinearity <sup>2, 3</sup>	R-INL		-1		+1	LSB
Resistor integral Nonlinearity"	K-IINL	$R_{AW} = 20 k\Omega,  V_{DD} - V_{SS}  = 3.0 V to 5.5 V$	-1			LSB
		$R_{AW} = 20 k\Omega,  V_{DD} - V_{SS}  = 2.7 V to 3.0 V$			+1.5	
Desister Differential Newlines at 2		R <sub>AW</sub> = 50 kΩ, 100 kΩ	-1		+1	LSB
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL		-1		+1	LSB
Nominal Resistor Tolerance					. 1	0/
R-Perf Mode <sup>4</sup>		See Table 2 and Table 3	-1	±0.5	+1	%
Normal Mode				±15		%
Resistance Temperature Coefficient <sup>5, 6</sup>		Code = full scale		5		ppm/°C
Wiper Resistance		Code = zero scale		35	70	Ω
RESISTOR TERMINALS					.,	
Terminal Voltage Range <sup>5, 7</sup>			Vss		V <sub>DD</sub>	V_
Capacitance <sup>5</sup> A		f = 1 MHz, measured to GND, code =		90		pF
C		half scale		40		
Capacitance <sup>5</sup> W		f = 1 MHz, measured to GND, code = half scale		40		pF
Common-Mode Leakage Current⁵		$V_A = V_W$			50	nA
DIGITAL INPUTS		VA - VW			50	1173
Input Logic <sup>5</sup>						
	VINH		2.0			V
High			2.0		0.0	V V
Low				. 1	0.8	
Input Current				±1 5		μA
Input Capacitance <sup>5</sup>	C <sub>IN</sub>			2		pF
DIGITAL OUTPUT						
Output Voltage <sup>5</sup>						
High	V <sub>он</sub>	$R_{PULL\_UP} = 2.2 \text{ k}\Omega \text{ to } V_{DD}$	$V_{\text{DD}} - 0.1$			V
Low	Vol	$R_{PULL\_UP} = 2.2 \text{ k}\Omega \text{ to } V_{DD}$				
		$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}$			0.4	V
		$V_{DD} = 2.5$ V to 2.75 V, $V_{SS} = -2.5$ V to $-2.75$ V			0.6	V
Tristate Leakage Current			-1		+1	μA
Output Capacitance <sup>5</sup>				5		рF
POWER SUPPLIES						
Single-Supply Power Range		$V_{SS} = 0 V$	2.7		5.5	V
Dual-Supply Power Range			±2.5		±2.75	V
Supply Current						
Positive	I <sub>DD</sub>				1	μΑ
Negative	I <sub>ss</sub>		-1			μΑ
50-TP Store Current <sup>5, 8</sup>						
Positive	I <sub>DD_OTP_STORE</sub>			4		mA
Negative	I <sub>SS_OTP_STORE</sub>			-4		mA
OTP Read Current <sup>5, 9</sup>						
Positive	IDD_OTP_READ				500	μΑ
Negative	ISS_OTP_READ		-500			μA

Parameter	Symbol	Test Conditions/Comments	Min	Typ <sup>1</sup>	Мах	Unit
Power Dissipation <sup>10</sup>		$V_{IH} = V_{DD} \text{ or } V_{IL} = GND$			5.5	μW
Power Supply Rejection Ratio⁵	PSRR	$\Delta V_{\text{DD}} / \Delta V_{\text{SS}} = \pm 5 \text{ V} \pm 10\%$				dB
		$R_{AW} = 20 \ k\Omega$		-66	-55	
		$R_{AW} = 50 \ k\Omega$		-75	-67	
		$R_{AW} = 100 \ k\Omega$		-78	-70	
DYNAMIC CHARACTERISTICS <sup>5, 11</sup>						
Bandwidth		$-3 \text{ dB}, R_{\text{AW}} = 10 \text{ k}\Omega$ , Terminal W, see Figure 42				kHz
		$R_{AW} = 20 \ k\Omega$		300		
		$R_{AW} = 50 \ k\Omega$		120		
		$R_{AW} = 100 \ k\Omega$		60		
Total Harmonic Distortion		$V_A = 1 V \text{ rms}, f = 1 \text{ kHz},$ code = half scale				dB
		$R_{AW} = 20 \ k\Omega$		-90		
		$R_{AW} = 50 \ k\Omega$		-88		
		R <sub>AW</sub> = 100 kΩ		-85		
Resistor Noise Density		$Code = half scale, T_A = 25^{\circ}C$				nV/√Hz
		$R_{AW} = 20 \ k\Omega$		50		
		$R_{AW} = 50 \ k\Omega$		25		
		$R_{AW} = 100 \ k\Omega$		32		

 $^{1}$  Typical specifications represent average readings at 25°C,  $V_{\text{DD}}$  = 5 V, and  $V_{\text{SS}}$  = 0 V.

<sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions.

 $^3$  The maximum current in each code is defined by  $I_{AW} = (V_{DD} - 1)/R_{AW}$ 

<sup>4</sup> The terms resistor performance mode and R-Perf mode are used interchangeably. See the Resistor Performance Mode section.

<sup>5</sup> Guaranteed by design and not subject to production test.

<sup>6</sup> See Figure 25 for more details.

<sup>7</sup> Resistor Terminal A and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

<sup>8</sup> Different from operating current, the supply current for the fuse program lasts approximately 55 ms.

<sup>9</sup> Different from operating current, the supply current for the fuse read lasts approximately 500 ns.

<sup>10</sup> P<sub>DISS</sub> is calculated from  $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS})$ .

<sup>11</sup> All dynamic characteristics use  $V_{DD}$  = +2.5 V,  $V_{SS}$  = -2.5 V.

#### Table 2. AD5270–20 kΩ Resistor Performance Mode Code Range

Resistor Tolerance Per Code	$ V_{DD} - V_{SS}  = 4.5 V \text{ to } 5.5 V$	$ V_{DD} - V_{SS}  = 2.7 V \text{ to } 4.5 V$
R-TOLERANCE		
1% R-Tolerance	From 0x078 to 0x3FF	From 0x0BE to 0x3FF
2% R-Tolerance	From 0x037 to 0x3FF	From 0x055 to 0x3FF
3% R-Tolerance	From 0x028 to 0x3FF	From 0x037 to 0x3FF

#### Table 3. AD5270–50 k $\Omega$ and 100 k $\Omega$ Resistor Performance Mode Code Range

Resistor Tolerance Per Code	R <sub>AW</sub> = 50 kΩ	$R_{AW} = 100 \ k\Omega$
R-TOLERANCE		
1% R-Tolerance	From 0x078 to 0x3FF	From 0x04B to 0x3FF
2% R-Tolerance	From 0x055 to 0x3FF	From 0x032 to 0x3FF
3% R-Tolerance	From 0x032 to 0x3FF	From 0x019 to 0x3FF

### ELECTRICAL CHARACTERISTICS—AD5271

 $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}; V_{DD} = 2.5 \text{ V to } 2.75 \text{ V}, V_{SS} = -2.5 \text{ V to } -2.75 \text{ V}; -40^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ 

Table 4.						
Parameter	Symbol	Test Conditions/Comments	Min	<b>Typ</b> <sup>1</sup>	Мах	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resolution			8			Bits
Resistor Integral Nonlinearity <sup>2, 3</sup>	R-INL		-1		+1	LSB
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL		-1		+1	LSB
Nominal Resistor Tolerance						
R-Perf Mode <sup>4</sup>		See Table 5 and Table 6	-1	±0.5	+1	%
Normal Mode				±15		%
Resistance Temperature Coefficient <sup>5, 6</sup>		Code = full scale		5		ppm/°C
Wiper Resistance		Code = zero scale		35	70	Ω
RESISTOR TERMINALS						
Terminal Voltage Range <sup>5, 7</sup>			Vss		$V_{\text{DD}}$	V
Capacitance <sup>₅</sup> A		f = 1 MHz, measured to GND, code = half scale		90		pF
Capacitance⁵ W		f = 1 MHz, measured to GND, code = half scale		40		pF
Common-Mode Leakage Current⁵		$V_A = V_W$			50	nA
DIGITAL INPUTS		·····	1			
Input Logic <sup>5</sup>						
High	VINH		2.0			v
Low <sup>5</sup>	VINE		2.0		0.8	v
Input Current	IIN			±1	0.0	μA
Input Capacitance <sup>5</sup>	C <sub>IN</sub>			5		pF
DIGITAL OUTPUT	CIN			5		P
Output Voltage <sup>5</sup>						
High	Voh	$R_{PULL\_UP} = 2.2 \text{ k}\Omega \text{ to } V_{DD}$	V <sub>DD</sub> - 0.1			v
Low	VOH	$R_{PULL_UP} = 2.2 \text{ k}\Omega \text{ to } V_{DD}$	V00 0.1			v
Low	VOL	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V}$			0.4	v
		$V_{DD} = 2.5 V \text{ to } 2.75 V, V_{SS} = 0.0 V$ $V_{DD} = 2.5 V \text{ to } 2.75 V, V_{SS} = -2.5 V \text{ to } -2.75 V$			0.4 0.6	v
Tristate Leakage Current			-1		+1	μA
Output Capacitance <sup>5</sup>				5		pF
POWER SUPPLIES				5		μ
Single-Supply Power Range		$V_{SS} = 0 V$	2.7		5.5	v
Dual-Supply Power Range		V55 - 0 V	±2.5		±2.75	v
Supply Current			±2.5		±2.75	v
Positive	laa				1	μA
Negative	I <sub>DD</sub>		-1		I	μΑ μΑ
50-TP Store Current <sup>5, 8</sup>	lss		-1			μΑ
Positive	DD_OTP_STORE			4		mA
Negative	ISS_OTP_STORE			-4		mA
OTP Read Current <sup>5, 9</sup>						
Positive	IDD_OTP_READ				500	μA
Negative	I <sub>SS_OTP_READ</sub>		-500			μA
Power Dissipation <sup>10</sup>	_	$V_{IH} = V_{DD}$ or $V_{IL} = GND$			5.5	μW
Power Supply Rejection Ratio⁵	PSRR	$\Delta V_{DD} / \Delta V_{SS} = \pm 5 \text{ V} \pm 10\%$				dB
		$R_{AW} = 20 k\Omega$		-66	-55	
		$R_{AW} = 50 \ k\Omega$		-75	-67	
		$R_{AW} = 100 \text{ k}\Omega$		-78	-70	

Parameter	Symbol	Test Conditions/Comments	Min	Тур¹	Max	Unit
DYNAMIC CHARACTERISTICS <sup>5, 11</sup>						
Bandwidth		$-3$ dB, R <sub>AW</sub> = 10 k $\Omega$ , Terminal W, see Figure 42				kHz
		$R_{AW} = 20 \ k\Omega$		300		
		$R_{AW} = 50 \ k\Omega$		120		
		$R_{AW} = 100 \text{ k}\Omega$		60		
Total Harmonic Distortion		$V_A = 1 V \text{ rms}, f = 1 \text{ kHz}, \text{ code} = \text{half scale}$				dB
		$R_{AW} = 20 \ k\Omega$		-90		
		$R_{AW} = 50 \ k\Omega$		-88		
		$R_{AW} = 100 \text{ k}\Omega$		-85		
Resistor Noise Density		$Code = half scale, T_A = 25^{\circ}C$				nV/√Hz
		$R_{AW} = 20 \ k\Omega$		50		
		$R_{AW} = 50 \ k\Omega$		25		
		$R_{AW} = 100 \ k\Omega$		32		

<sup>1</sup> Typical specifications represent average readings at 25°C,  $V_{DD} = 5$  V, and  $V_{SS} = 0$  V.

<sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. <sup>3</sup> The maximum current in each code is defined by  $I_{AW} = (V_{DD} - 1)/R_{AW}$ .

<sup>4</sup> The terms resistor performance mode and R-Perf mode are used interchangeably. See the Resistor Performance Mode section.

<sup>5</sup> Guaranteed by design and not subject to production test.

<sup>6</sup> See Figure 25 for more details.

<sup>7</sup> Resistor Terminal A and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

<sup>8</sup> Different from operating current, the supply current for the fuse program lasts approximately 55 ms.

<sup>9</sup> Different from operating current, the supply current for the fuse read lasts approximately 500 ns.

<sup>10</sup> P<sub>DISS</sub> is calculated from  $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS})$ .

 $^{11}$  All dynamic characteristics use  $V_{\text{DD}}$  = +2.5 V,  $V_{\text{SS}}$  = -2.5 V.

#### Table 5. AD5271–20 kΩ Resistor Performance Mode Code Range

Resistor Tolerance per Code	$ V_{DD} - V_{SS}  = 4.5 V \text{ to } 5.5 V$	$ V_{DD} - V_{SS}  = 2.7 V \text{ to } 4.5 V$				
R-TOLERANCE						
1% R-Tolerance	From 0x1E to 0xFF	From 0x32 to 0xFF				
2% R-Tolerance	From 0x0F to 0xFF	From 0x19 to 0xFF				
3% R-Tolerance	From 0x06 to 0xFF	From 0x0E to 0xFF				

#### Table 6. AD5271–50 k $\Omega$ and 100 k $\Omega$ Resistor Performance Mode Code Range

Resistor Tolerance per Code	$R_{AW} = 50 \ k\Omega$	R <sub>AW</sub> = 100 kΩ
R-TOLERANCE		
1% R-Tolerance	From 0x1E to 0xFF	From 0x14 to 0xFF
2% R-Tolerance	From 0x14 to 0xFF	From 0x0F to 0xFF
3% R-Tolerance	From 0x0A to 0xFF	From 0x0A to 0xFF

#### INTERFACE TIMING SPECIFICATIONS

 $V_{DD}$  = 2.5 V to 5.5 V,  $V_{SS}$  = 0 V;  $V_{DD}$  = 2.5 V,  $V_{SS}$  = -2.5 V; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 7.			
Parameter	Limit <sup>1</sup>	Unit	Test Conditions/Comments
t1 <sup>2</sup>	20	ns min	SCLK cycle time
t <sub>2</sub>	10	ns min	SCLK high time
t <sub>3</sub>	10	ns min	SCLK low time
t <sub>4</sub>	15	ns min	SYNC to SCLK falling edge setup time
t <sub>5</sub>	5	ns min	Data setup time
t <sub>6</sub>	5	ns min	Data hold time
t <sub>7</sub>	1	ns min	SCLK falling edge to SYNC rising edge
t <sub>8</sub> <sup>3, 4</sup>	500	ns min	Minimum SYNC high time
t9	15	ns min	SYNC rising edge to next SCLK fall ignored
t <sub>10</sub> <sup>5</sup>	450	ns max	SCLK rising edge to SDO valid
t <sub>RDAC_R-PERF</sub>	2	µs max	RDAC register write command execute time
trdac_normal	600	ns max	RDAC register write command execute time
t <sub>MEMORY_READ</sub>	6	µs max	Memory readback execute time
tmemory_program	350	ms max	Memory program time
t <sub>RESET</sub>	0.6	ms max	Reset 50-TP restore time
tpower-up <sup>6</sup>	2	ms max	Power-on 50-TP restore time

<sup>1</sup> All input signals are specified with tr = tf = 1 ns/V (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of ( $V_{IL} + V_{H}$ )/2.

<sup>2</sup> Maximum SCLK frequency is 50 MHz.


 $^3$  Refer to  $t_{\text{RDAC}\_R\text{-}\text{PER}}$  and  $t_{\text{RDAC}\_NORMAL}$  for RDAC register write operations.


 $^4$  Refer to  $t_{\mbox{\scriptsize MEMORY\_READ}}$  and  $t_{\mbox{\scriptsize MEMORY\_PROGRAM}}$  for memory commands operations.

 $^5$   $R_{PULL\_UP}$  = 2.2  $k\bar{\Omega}$  to  $V_{DD}$  with a capacitance load of 168 pF.

<sup>6</sup> Maximum time after  $V_{DD} - V_{SS}$  is equal to 2.5 V.

#### Shift Register and Timing Diagrams





	Diagram		

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 8.

Rating			
–0.3 V to +7.0 V			
+0.3 V to -7.0 V			
7 V			
$V_{SS} - 0.3 V, V_{DD} + 0.3 V$			
-0.3 V to V <sub>DD</sub> + 0.3 V			
7 V			
±3 mA			
±2 mA			
$\pm MCC^2/d^3$			
$\pm MCC^2/\sqrt{d^3}$			
–40°C to +125°C			
150°C			
–65°C to +150°C			
260°C			
20 sec to 40 sec			
$(T_J max - T_A)/\theta_{JA}$			

<sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A and W terminals at a given resistance.

<sup>2</sup> Maximum continuous current.

<sup>3</sup> Pulse duty factor.

<sup>4</sup> Includes programming of 50-TP memory.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL RESISTANCE

 $\theta_{JA}$  is defined by JEDEC specification JESD-51 and the value is dependent on the test board and test environment.

#### Table 9. Thermal Resistance

Package Type	$\theta_{JA}^{1}$	οισ	Unit
10-Lead LFCSP	50	3	°C/W
10-Lead MSOP	135	N/A	°C/W


<sup>1</sup> JEDEC 2S2P test board, still air (0 m/s air flow).


#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**





#### Table 10. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD</sub>	Positive Power Supply. Decouple this pin with 0.1 µF ceramic capacitors and 10 µF capacitors.
2	А	Terminal A of RDAC. $V_{SS} \le V_A \le V_{DD}$ .
3	W	Wiper Terminal of RDAC. $V_{SS} \le V_W \le V_{DD}$ .
4	V <sub>SS</sub>	Negative Supply. Connect to 0 V for single-supply applications. Decouple this pin with 0.1 $\mu F$ ceramic capacitors and 10 $\mu F$ capacitors.
5	EXT_CAP	External Capacitor. Connect a 1 $\mu$ F capacitor between EXT_CAP and V <sub>SS</sub> . This capacitor must have a voltage rating of $\geq$ 7 V.
6	GND	Ground Pin, Logic Ground Reference.
7	SDO	Serial Data Output. This open-drain output requires an external pull-up resistor. SDO can be used to clock data from the shift register in daisy-chain mode or in readback mode.
8	DIN	Serial Data Line. This pin is used in conjunction with the SCLK line to clock data into or out of the 16-bit input register.
9	SCLK	Serial Clock Input. Data is clocked into the shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 50 MHz.
10	SYNC	Falling Edge Synchronization Signal. This is the frame synchronization signal for the input data. When SYNC goes low, it enables the shift register and data is transferred in on the falling edges of the subsequent clocks. The selected register is updated on the rising edge of SYNC following the 16 <sup>th</sup> clock cycle. If SYNC is taken high before the 16 <sup>th</sup> clock cycle, the rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the RDAC.
EPAD	Exposed Pad	Leave floating or connected to Vss.



### **TYPICAL PERFORMANCE CHARACTERISTICS**

Figure 7. R-INL in R-Perf Mode vs. Code vs. Temperature (AD5270)




Figure 8. R-DNL in R-Perf Mode vs. Code vs. Temperature (AD5270)




Figure 9. R-INL in Normal Mode vs. Code vs. Temperature (AD5270)





Figure 10. R-INL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5270)






Figure 12. R-INL in Normal Mode vs. Code vs. Nominal Resistance (AD5270)

Figure 11. R-DNL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5270)




Figure 13. R-DNL in Normal Mode vs. Code vs. Temperature (AD5270)




Figure 14. R-INL in R-Perf Mode vs. Code vs. Temperature (AD5271)




Figure 15. R-DNL in R-Perf Mode vs. Code vs. Temperature (AD5271)




Figure 16. R-DNL in Normal Mode vs. Code vs. Nominal Resistance (AD5270)




Figure 17. R-INL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5271)




Figure 18. R-DNL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5271)




Figure 19. R-INL in Normal Mode vs. Code vs. Temperature (AD5271)




Figure 20. R-DNL in Normal Mode vs. Code vs. Temperature (AD5271)




Figure 21. Supply Current (I<sub>DD</sub>, I<sub>SS</sub>) vs. Temperature




Figure 22. R-INL in Normal Mode vs. Code vs. Nominal Resistance (AD5271)




Figure 23. R-DNL in Normal Mode vs. Code vs. Nominal Resistance (AD5271)




Figure 24. Supply Current IDD vs. Digital Input Voltage




Figure 27. 50 k $\Omega$  Gain vs. Code vs. Frequency




Figure 30. PSRR vs. Frequency





Figure 31. THD + N vs. Frequency








Figure 33. Maximum Code Loss vs. Voltage





Figure 34. THD + N vs. Amplitude









Figure 36. Maximum Code Loss vs. Temperature







# **TEST CIRCUITS**

Figure 39 to Figure 43 define the test conditions used in the Specifications section.







Figure 39. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)













Figure 42. Gain vs. Frequency



### THEORY OF OPERATION

The AD5270 and AD5271 are designed to operate as true variable resistors for analog signals within the terminal voltage range of  $V_{SS} < V_{TERM} < V_{DD}$ . The RDAC register contents determine the resistor wiper position. The RDAC register acts as a scratchpad register, which allows unlimited changes of resistance settings. The RDAC register can be programmed with any position setting using the SPI interface. When a desirable wiper position is found, this value can be stored in a 50-TP memory register. Thereafter, the wiper position is always restored to that position for subsequent power-up. The storing of 50-TP data takes approximately 350 ms; during this time, the AD5270/AD5271 lock to prevent any changes from taking place.

The AD5270/AD5271 also feature a patented 1% end-to-end resistor tolerance. This simplifies precision, rheostat mode, and open-loop applications where knowledge of absolute resistance is critical.

### SERIAL DATA INTERFACE

The AD5270/AD5271 contain a serial interface ( $\overline{\text{SYNC}}$ , SCLK, DIN, and SDO), which is compatible with SPI interface standards, as well as most DSPs. This device allows writing of data via the serial interface to every register.

### SHIFT REGISTER

For the AD5270/AD5271, the shift register is 16 bits wide, as shown in Figure 2. The 16-bit word consists of two unused bits, which should be set to zero, followed by four control bits and 10 RDAC data bits (note that for the AD5271 only, the lower two RDAC data bits are don't care if the RDAC register is read from or written to). Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command as listed in Table 11. Figure 3 shows a timing diagram of a typical AD5270/AD5271 write sequence.

The write sequence begins by bringing the  $\overline{SYNC}$  line low. The  $\overline{SYNC}$  pin must be held low until the complete data-word is loaded from the DIN pin. When  $\overline{SYNC}$  returns high, the serial data-word is decoded according to the instructions in Table 11. The command bits (Cx) control the operation of the digital potentiometer. The data bits (Dx) are the values that are loaded into the decoded register. The AD5270/AD5271 have an internal counter that counts a multiple of 16 bits (a frame) for proper operation. For example, AD5270/AD5271 each works with a 32-bit word but do not work properly with a 31-bit or 33-bit word. The AD5270/AD5271 do not require a continuous SCLK when  $\overline{SYNC}$  is high. To minimize power consumption in the digital input buffers, operate all serial interface pins close to the V<sub>DD</sub> supply rails.

### **RDAC REGISTER**

The RDAC register directly controls the position of the digital rheostat wiper. For example, when the RDAC register is loaded with all zeros, the wiper is connected to Terminal A of the variable resistor. The RDAC register is a standard logic register and there is no restriction on the number of changes allowed. The basic mode of setting the variable resistor wiper position (programming the RDAC register) is accomplished by loading the serial data input register with Command 1 (see Table 11) and with the desired wiper position data.

### **50-TP MEMORY BLOCK**

The AD5270/AD5271 contain an array of 50-TP programmable memory registers, which allow the wiper position to be programmed up to 50 times. Table 13 shows the memory map. When the desired wiper position is determined, the user can load the serial data input register with Command 3 (see Table 11) which stores the wiper position data in a 50-TP memory register. The first address to be programmed is Location 0x01 (see Table 13); the AD5270/AD5271 increments the 50-TP memory address for each subsequent program until the memory is full. Programming data to 50-TP consumes approximately 4 mA for 55 ms, and takes approximately 350 ms to complete, during which time the shift register locks to prevent any changes from occurring. Bit C3 of the control register can be polled to verify that the fuse program command was completed properly. No change in supply voltage is required to program the 50-TP memory; however, a 1 µF capacitor on the EXT\_CAP pin is required (see Figure 46). Prior to 50-TP activation, the AD5270 and the AD5271 preset to midscale on power up.

### WRITE PROTECTION

At power-up, the serial data input register write commands for both the RDAC register and the 50-TP memory registers are disabled. The RDAC write protect bit, C1, of the control register (see Table 13 and Table 14) is set to 0 by default. This disables any change of the RDAC register content regardless of the software commands, except that the RDAC register can be refreshed from the 50-TP memory using the software reset, Command 4. To enable programming of the RDAC register, the write protect bit (Bit C1), of the control register must first be programmed by loading the serial data input register with Command 7. To enable programming of the 50-TP memory, the program enable bit (Bit C0) of the control register, which is set to 0 by default, must first be set to 1.

### **RDAC AND 50-TP READ OPERATION**

A serial data output SDO pin is available for readback of the internal RDAC register or 50-TP memory contents. The contents of the RDAC register can be read back through SDO by using Command 2 (see Table 11). Data from the RDAC register is clocked out of the SDO pin during the last 10 clocks of the next SPI operation.

It is possible to read back the contents of any of the 50-TP memory registers through SDO by using Command 5. The lower six LSB bits, D0 to D5 of the data byte, select which memory location is to be read back, as shown in Table 13.

Data from the selected memory location is clocked out of the SDO pin during the next SPI operation. A binary encoded version address of the most recently programmed wiper memory location can be read back using Command 6 (see Table 11). This can be used to monitor the spare memory status of the 50-TP memory block.

Table 12 provides a sample listing for the sequence of serial data input (DIN) words with the serial data output appearing at the SDO pin in hexadecimal format for a write and read to both the RDAC register and the 50-TP memory (Memory Location 20).

Command	Command Command[DB13:DB10]							Data[l	DB9:D	<b>B0</b> ] <sup>1</sup>							
Number	C3	C2	<b>C</b> 1	C0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Operation		
0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	NOP: do nothing.		
1	0	0	0	1	D9	D8	D7	D6	D5	D4	D3	D2	D1 <sup>2</sup>	D0 <sup>2</sup>	Write contents of serial register data to RDAC.		
2	0	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Read contents of RDAC wiper register.		
3	0	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Store wiper setting: store RDAC setting to 50-TP.		
4	0	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Software reset: refresh RDAC with last 50-TP memory stored value.		
5 <sup>3</sup>	0	1	0	1	Х	Х	Х	Х	D5	D4	D3	D2	D1	D0	Read contents of 50-TP from SDO output in the next frame.		
6	0	1	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Read address of last 50-TP programmed memory location.		
<b>7</b> <sup>4</sup>	0	1	1	1	Х	Х	Х	Х	Х	Х	Х	D2	D1	D0	Write contents of serial register data to control register.		
8	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Read contents of control register.		
9	1	0	0	1	х	Х	Х	Х	Х	Х	Х	Х	Х	D0	Software shutdown. D0 = 0; normal mode. D0 = 1; device placed in shutdown mode.		

Table 11. Command Operation Truth Table

<sup>1</sup> X is don't care.

<sup>2</sup> AD5271 = don't care.

<sup>3</sup> See Table 15 for 50-TP memory map.

<sup>4</sup> See Table 14 for bit details.

### SHUT-DOWN MODE

The AD5270/AD5271 can be shut down by executing the software shutdown command, Command 9 (see Table 11), and setting the LSB to 1. This feature places the RDAC in a zero-power-consumption state where Terminal Ax is open circuited and the Wiper Terminal Wx remains connected. It is possible to execute any command from Table 11 while the AD5270/AD5271 are in shutdown mode. The parts can be taken out of shutdown mode by executing Command 9 and setting the LSB to 0 or by a software reset, Command 4 (see Table 11).

### **RESISTOR PERFORMANCE MODE**

This mode activates a new, patented 1% end-to-end resistor tolerance that ensures a  $\pm$ 1% resistor tolerance error on each code, that is, code = half scale, R<sub>WA</sub> = 10 k $\Omega \pm$  100  $\Omega$ . See Table 2, Table 3, Table 5, and Table 6 to verify which codes achieve  $\pm$ 1% resistor tolerance. The resistor performance mode is activated by programming Bit C2 of the control register.

#### RESET

The AD5270/AD5271 can be reset through software by executing Command 4 (see Table 11). The reset command loads the RDAC register with the contents of the most recently programmed 50-TP memory location. The RDAC register loads with midscale if no 50-TP memory location has been previously programmed.

DIN	SDO <sup>1</sup>	Action
0x1C03	0xXXXX	Enable update of the wiper position and the 50-TP memory contents through the digital interface.
0x0500	0x1C03	Write 0x100 to the RDAC register; wiper moves to ¼ full-scale position.
0x0800	0x0500	Prepares data read from RDAC register.
0x0C00	0x100	Stores RDAC register content into the 50-TP memory. A 16-bit word appears out of SDO, where the last 10-bits contain the contents of the RDAC register (0x100).
0x1800	0x0C00	Prepares data read of last programmed 50-TP memory monitor location.
0x0000	0xXX19	NOP Instruction 0 sends a 16-bit word out of SDO, where the six LSBs last six bits contain the binary address of the last programmed 50-TP memory location, for example, 0x19 (see Table 13).
0x1419	0x0000	Prepares data read from Memory Location 0x19.
0x2000	0x0100	Prepares data read from the control register. Sends a 16-bit word out of SDO, where the last 10-bits contain the contents of Memory Location 0x19.
0x0000	0xXXXX	NOP Instruction 0 sends a 16-bit word out of SDO, where the last four bits contain the contents of the control register. If Bit C3 = 1, the fuse program command successful.

Table 12. Write and Read to RDAC and 50-TP Memory

<sup>1</sup> X is don't care.

#### Table 13. Control Register Bit Map

DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	C3	C2	C1	C0

#### Table 14. Control Register Bit Description

Bit Name	Description								
C0	50-TP program enable								
	0 = 50-TP program disabled (default)								
	1 = enable device for 50-TP program								
C1	RDAC register write protect								
	0 = wiper position frozen to value in 50-TP memory (default) <sup>1</sup>								
	1 = allow update of wiper position through digital interface								
C2	R-performance enable								
	0 = RDAC resistor tolerance calibration enabled (default)								
	1 = RDAC resistor tolerance calibration disabled								
C3	50-TP memory program success bit								
	0 = fuse program command unsuccessful (default)								
	1 = fuse program command successful								

<sup>1</sup> Wiper position frozen to the last value programmed in the 50-TP memory. The wiper is frozen to midscale if the 50-TP memory has not been previously programmed.

#### Table 15. Memory Map

				Dat	a Byte	[DB9:C					
Command Number	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register Contents
5	Х	Х	Х	0	0	0	0	0	0	0	Reserved
	Х	Х	Х	0	0	0	0	0	0	1	1st programmed wiper location (0x01)
	Х	Х	Х	0	0	0	0	0	1	0	2nd programmed wiper location (0x02)
	Х	Х	Х	0	0	0	0	0	1	1	3rd programmed wiper location (0x03)
	Х	Х	Х	0	0	0	0	1	0	0	4th programmed wiper location (0x04)
	Х	Х	Х	0	0	0	1	0	1	0	10th programmed wiper location (0xA)
	Х	Х	Х	0	0	1	0	1	0	0	20th programmed wiper location (0x14)
	Х	Х	Х	0	0	1	1	1	1	0	30th programmed wiper location (0x1E)
	Х	Х	Х	0	1	0	1	0	0	0	40th programmed wiper location (0x28)
	Х	Х	Х	0	1	1	0	0	1	0	50th programmed wiper location (0x32)

<sup>1</sup> X is don't care.

#### SDO PIN AND DAISY-CHAIN OPERATION

The serial data output pin (SDO) serves two purposes: it can be used to read the contents of the wiper setting and 50-TP values using Command 2 and Command 5, respectively (see Table 11), or the SDO pin can be used in daisy-chain mode. Data is clocked out of SDO on the rising edge of SCLK. The SDO pin contains an open-drain N-channel FET that requires a pull-up resistor if this pin is used. To place the pin in high impedance and minimize the power dissipation when the pin is used, the 0x8001 data word followed by Command 0 should be sent to the part. Table 16 provides a sample listing for the sequence of the serial data input (DIN). Daisy chaining minimizes the number of port pins required from the controlling IC. As shown in Figure 44, the user must tie the SDO pin of one package to the DIN pin of the next package. The user may need to increase the clock period because the pull-up resistor and the capacitive loading at the SDO-to-DIN interface may require additional time delay between subsequent devices. When two AD5270/AD5271 devices are daisy-chained, 32 bits of data are required. The first 16 bits go to U2, and the second 16 bits go to U1.

DIN	SDO <sup>1</sup>	Action
0xXXXX	0xXXXX	Last user command sent to the digipot.
0x8001	0xXXXX	Prepares the SDO pin to be placed in high impedance mode.
0x0000	High Impedance	The SDO pin is placed in high impedance.

<sup>1</sup> X is don't care.

Keep the  $\overline{\text{SYNC}}$  pin low until all 32 bits are clocked to their respective serial registers. The  $\overline{\text{SYNC}}$  pin is then pulled high to complete the operation.





Figure 44. Daisy-Chain Configuration Using SDO

### **RDAC ARCHITECTURE**

To achieve optimum performance, Analog Devices has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5270/AD5271 employ a three-stage segmentation approach as shown in Figure 45. The AD5270/ AD5271 wiper switch is designed with the transmission gate CMOS topology.



### **PROGRAMMING THE VARIABLE RESISTOR**

#### Rheostat Operation—1% Resistor Tolerance

The nominal resistance between Terminal W and Terminal A, R<sub>WA</sub>, is 20 k $\Omega$ , 50 k $\Omega$ , or 100 k $\Omega$  and has 1024-/256-tap points accessed by the wiper terminal. The 10-/8-bit data in the RDAC latch is decoded to select one of the 1024 or 256 possible wiper settings. The AD5270 and AD5271 contain an internal ±1% resistor tolerance calibration feature that can be disabled or enabled, enabled by default, or by programming Bit C2 of the control register (see Table 13 and Table 14).

The digitally programmed output resistance between the W terminal and the A terminal,  $R_{WA}$ , is calibrated to give a maximum of  $\pm 1\%$  absolute resistance error over both the full supply and temperature ranges. As a result, the general equations for determining the digitally programmed output resistance between the W terminal and the A terminal are the following:

For the AD5270

$$R_{WA}(D) = \frac{D}{1024} \times R_{WA} \tag{1}$$

For the AD5271

$$R_{WA}(D) = \frac{D}{256} \times R_{WA} \tag{2}$$

where:

D is the decimal equivalent of the binary code loaded in the 10-/8-bit RDAC register.

 $R_{WA}$  is the end-to-end resistance.

In the zero-scale condition, a finite total wiper resistance of 120  $\Omega$  is present. Regardless of which setting the part is operating in, take care to limit the current between Terminal A to Terminal W to the maximum continuous current of ±3 mA or a pulse current specified in Table 8. Otherwise, degradation or possible destruction of the internal switch contact can occur.

### **EXT\_CAP CAPACITOR**

A 1  $\mu$ F capacitor to V<sub>ss</sub> must be connected to the EXT\_CAP pin, as shown in Figure 46, on power-up and throughout the operation of the AD5270/AD5271.




Figure 46. EXT\_CAP Hardware Setup

### **TERMINAL VOLTAGE OPERATING RANGE**

The positive  $V_{DD}$  and negative  $V_{SS}$  power supplies of the AD5270/AD5271 define the boundary conditions for proper 2-terminal digital resistor operation. Supply signals present on Terminal A and Terminal W that exceed  $V_{DD}$  or  $V_{SS}$  are clamped by the internal forward-biased diodes, see Figure 47.




Figure 47. Maximum Terminal Voltages Set by V<sub>DD</sub> and V<sub>SS</sub>


The ground pins of the AD5270/AD5271 devices are primarily used as digital ground references. To minimize the digital ground bounce, join the AD5270/AD5271 ground terminal remotely to the common ground. The digital input control signals to the AD5270/AD5271 must be referenced to the device ground pin (GND), and must satisfy the logic level defined in the Specifications section. An internal level shift circuit ensures that the common-mode voltage range of the three terminals extends from V<sub>SS</sub> to V<sub>DD</sub>, regardless of the digital input level.

### **POWER-UP SEQUENCE**

Because there are diodes to limit the voltage compliance at Terminal A and Terminal W (see Figure 47), it is important to power  $V_{DD}/V_{SS}$  first before applying any voltage to Terminal A and Terminal W; otherwise, the diode is forward-biased such that  $V_{DD}/V_{SS}$  are powered unintentionally. The ideal power-up sequence is  $V_{SS}$ , GND,  $V_{DD}$ , digital inputs,  $V_A$ , and  $V_W$ . The order of powering  $V_A$ ,  $V_W$ , and the digital inputs is not important as long as they are powered after  $V_{DD}/V_{SS}$ .

As soon as  $V_{DD}$  is powered, the power-on preset activates which first sets the RDAC to midscale and then restores the last programmed 50-TP value to the RDAC register.

### **OUTLINE DIMENSIONS**



#### **ORDERING GUIDE**

Model <sup>1</sup>	R <sub>AW</sub> (kΩ)	Resolution	Temperature Range	Package Description	Package Option	Branding
AD5270BRMZ-20	20	1,024	-40°C to +125°C	10-Lead MSOP	RM-10	D1X
AD5270BRMZ-20-RL7	20	1,024	-40°C to +125°C	10-Lead MSOP	RM-10	D1X
AD5270BRMZ-50	50	1,024	-40°C to +125°C	10-Lead MSOP	RM-10	DDP
AD5270BRMZ-50-RL7	50	1,024	–40°C to +125°C	10-Lead MSOP	RM-10	DDP
AD5270BRMZ-100	100	1,024	-40°C to +125°C	10-Lead MSOP	RM-10	D1W
AD5270BRMZ-100-RL7	100	1,024	-40°C to +125°C	10-Lead MSOP	RM-10	D1W
AD5270BCPZ-20-RL7	20	1,024	-40°C to +125°C	10-Lead LFCSP_WD	CP-10-9	DDY
AD5270BCPZ-100-RL7	100	1,024	-40°C to +125°C	10-Lead LFCSP_WD	CP-10-9	DDX
AD5271BRMZ-20	20	256	-40°C to +125°C	10-Lead MSOP	RM-10	DE0
AD5271BRMZ-20-RL7	20	256	–40°C to +125°C	10-Lead MSOP	RM-10	DE0
AD5271BRMZ-100	100	256	-40°C to +125°C	10-Lead MSOP	RM-10	DDZ
AD5271BRMZ-100-RL7	100	256	-40°C to +125°C	10-Lead MSOP	RM-10	DDZ
AD5271BCPZ-20-RL7	20	256	-40°C to +125°C	10-Lead LFCSP_WD	CP-10-9	DE2
AD5271BCPZ-100-RL7	100	256	-40°C to +125°C	10-Lead LFCSP_WD	CP-10-9	DE1
EVAL-AD5270SDZ				Evaluation Board		

 $^{1}$  Z = RoHS Compliant Part.

©2009–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08077-0-9/10(C)



www.analog.com

Rev. C | Page 24 of 24