

Innovative Service Around the Globe

# 25-05440

# DATA SHEET

ARRAY CHIP RESISTORS YC/TC 164 (8Pin/4R; Pb Free) 5%, 1% sizes 4 × 0603









#### <u>SCOPE</u>

This specification describes YCI64 (convex) and TCI64 (concave) series chip resistor arrays with lead-free terminations made by thick film process.

#### ORDERING INFORMATION

Part number is identified by the series, size, tolerance, packing type, temperature coefficient, taping reel and resistance value.

#### YAGEO ORDERING CODE

CTC CODE TC164-JR-0710KL

## $\frac{\mathbf{YC}}{\mathbf{TC}}\mathbf{I64} - \underline{\mathbf{X}}_{(1)} \ \underline{\mathbf{X}}_{(2)} \ \underline{\mathbf{X}}_{(3)} \ \underline{\mathbf{XX}}_{(4)} \ \underline{\mathbf{XXXX}}_{(5)} \ \underline{\mathbf{L}}_{(6)}$

#### (I) TOLERANCE

 $F = \pm 1\%$ 

 $| = \pm 5\%$ 

#### (2) PACKAGING TYPE

R = Paper/PE taping reel

#### (3) TEMPERATURE COEFFICIENT OF RESISTANCE

- = Base on spec

#### (4) TAPING REEL

07 = 7 inch dia. Reel

13 = 13 inch dia. Reel

#### (5) RESISTANCE VALUE

56R, 560R, 5K6, 56K, 1M 0R = Jumper

#### (6) RESISTOR TERMINATIONS

L = Lead free terminations (pure Tin)

#### **ORDERING EXAMPLE**

The ordering code of a YCI64 convex chip resistor array, value 1,000  $\Omega$  with ±5% tolerance, supplied in 7-inch tape reel is: YCI64-JR-071KL.

#### NOTE

- The "L" at the end of the code is only for ordering. On the reel label, the standard CTC will be mentioned an additional stamp "LFP"= lead free production.
- 2. Products with lead in terminations fulfil the same requirements as mentioned in this datasheet.
- 3. Products with lead in terminations will be phased out in the coming months (before July 1st, 2006)





#### MARKING

YC164




E-24 series: 3 digits

First two digits for significant figure and 3rd digit for number of zeros

For marking codes, please see EIA-marking code rules in data sheet "Chip resistors marking".

#### **CONSTRUCTION**


The resistors are constructed out of a high-grade ceramic body. Internal metal electrodes are added at each end and connected by a resistive paste. The composition of the paste is adjusted to give the approximate required resistance and laser cutting of this resistive layer that achieves tolerance trims the value. The resistive layer is covered with a




protective coat. Finally, the eight external terminations (pure Tin) are added. See fig. 2.

#### **DIMENSIONS**

Table I		
TYPE	YC164	TCI64
B (mm)	0.30 ±0.15	0.30 ±0.15
H (mm)	0.65 ±0.05	
P (mm)	0.80 ±0.05	0.80 ±0.05
L (mm)	3.20 ±0.15	3.20 ±0.15
H <sub>2</sub> (mm)	0.50 ±0.15	0.60 ±0.15
T (mm)	0.60 ±0.10	0.60 ±0.10
W <sub>I</sub> (mm)	0.30 ±0.15	0.30 ±0.15
W <sub>2</sub> (mm)	1.60 ±0.15	1.60 ±0.15



#### SCHEMATIC



Chip Resistor Surface Mount YC/TC SERIES 164 (Pb Free)

#### ELECTRICAL CHARACTERISTICS

Table 2		
CHARACTERISTICS	YC/T	CI64 I/I6 W
Operating Temperature Range	-55	°C to +155 °C
Maximum Working Voltage	50 V	
Maximum Overload Voltage	100 V	
Dielectric Withstanding Voltage	100 V	
Number of Resistors		4
	5% (E24)	10 $\Omega$ to 1 $M\Omega$
Resistance Range	1% (E24/E96)	10 $\Omega$ to 1 $M\Omega$
	Zero Ohm Jumper	< 0.05 Ω
Temperature Coefficient		±200 ppm/°C
Jumper Criteria	Rated Current	1.0 A

### FOOTPRINT AND SOLDERING PROFILES

For recommended footprint and soldering profiles, please see the special data sheet "Chip resistors mounting".

#### ENVIRONMENTAL DATA

For material declaration information (IMDS-data) of the products, please see the separated info "Environmental data" conformed to EU RoHS.

#### PACKING STYLE AND PACKAGING QUANTITY

Table 3 Packing style and packaging quantity

PRODUCT TYPE	PACKING STYLE	<b>REEL DIMENSION</b>	QUANTITY PER REEL
YC/TC164	Paper / PE Taping Reel (R)	7" (178 mm)	5,000 units
		l 3" (330 mm)	20,000 units

#### NOTE

1. For Paper/PE tape and reel specification/dimensions, please see the special data sheet "Packing" document.

#### FUNCTIONAL DESCRIPTION

#### **POWER RATING**

YC/TCI64 rated power at 70°C is I/I6 W

#### **R**ATED VOLTAGE

The DC or AC (rms) continuous working voltage corresponding to the rated power is determined by the following formula:


$$V = \sqrt{P X R}$$

Where

V = Continuous rated DC or AC (rms) working voltage (V)

P = Rated power (W)

 $R = Resistance value (\Omega)$ 



#### TESTS AND REQUIREMENTS


Table 4 Test condition, procedure and requirements


EST	TEST METHOD	PROCEDURE	REQUIREMENTS
Temperature	MIL-STD-202F-method 304;	At +25/–55 °C and +25/+125 °C	Refer to table 2
Coefficient of Resistance	JIS C 5202-4.8	Formula:	
(T.C.R.)			
		$T.C.R = \frac{R_2 - R_1}{R_1 (t_2 - t_1)} \times 10^6 (ppm/°C)$	
		Where	
		$t_1 = +25$ °C or specified room temperature	
		$t_2 = -55$ °C or +125 °C test temperature	
		$R_{I}$ = resistance at reference temperature in ohms	
		$R_2$ = resistance at test temperature in ohms	
Thermal Shock	MIL-STD-202F-method 107G;	At65 (+0/-10) °C for 2 minutes and at +155	±(0.5% +0.05 Ω) for 1% tol.
	IEC 60115-1 4.19	(+10/–0) °C for 2 minutes; 25 cycles	±(1.0% +0.05 Ω) for 5% tol.
			· · · · ·
Low	MIL-R-55342D-Para 4.7.4	At –65 (+0/–5) °C for I hour; RCWV applied for	$\pm(0.5\%$ +0.05 $\Omega)$ for 1% tol
Temperature		45 (+5/–0) minutes	$\pm(1.0\%$ +0.05 $\Omega)$ for 5% tol.
Operation			No visible damage
Short Time	MIL-R-55342D-Para 4.7.5;	2.5 × RCWV applied for 5 seconds at room	±(1.0% +0.05 Ω) for 1% tol.
Overload	IEC 60115-1 4.13	temperature	$\pm$ (2.0% +0.05 Ω) for 5% tol.
			No visible damage
Insulation	MIL-STD-202F-method 302;	RCOV for I minute	≥10 GΩ
Resistance	IEC 60115-1 4.6.1.1	Type YC/TC164	
		Voltage (DC) 100 V	
Dielectric	MIL-STD-202F-method 301;	Maximum voltage ( $V_{rms}$ ) applied for 1 minute	No breakdown or flashover
Withstand Voltage	IEC 60115-1 4.6.1.1	Type YC/TC164	
		Voltage (AC) 100 V <sub>ms</sub>	
Resistance to	MIL-STD-202F-method 210C;	Unmounted chips; 260 ±5 °C for 10 ±1 seconds	±(0.5% +0.05 Ω) for 1% tol.
Soldering	IEC 60115-1 4.18	·	±(1.0% +0.05 Ω) for 5% tol.
Heat			No visible damage
Life	MIL-STD-202F-method 108A;	At 70 ±2 °C for 1,000 hours; RCWV applied for	±(1% +0.05 Ω) for 1% tol.
	IEC 60115-1 4.25.1	1.5 hours on and 0.5 hour off	$\pm(3\% + 0.05 \Omega)$ for 5% tol.

1	0	
	8	

ST	TEST METHOD	PROCEDURE	REQUIREMENTS		
Solderability	MIL-STD-202F-method 208A;	Solder bath at 245 ±3 °C	Well tinned (≥95% covered)		
	IEC 60115-1 4.17	Dipping time: 2 $\pm$ 0.5 seconds	No visible damage		
Bending	JIS C 5202.6.14;	Resistors mounted on a 90 mm glass epoxy	±(1.0% +0.05 Ω) for 19	% tol.	
Strength	IEC 60115-1 4.15	resin PCB (FR4)	$\pm$ (1.0% +0.05 $\Omega$ ) for 5% tol. No visible damage		
		Bending: I mm			
Resistance to Solvent	MIL-STD-202F-method 215; IEC 60115-1 4.29	Isopropylalcohol (C $_3H_7OH$ ) or dichloromethane (CH $_2CI_2$ ) followed by brushing	No smeared	No smeared	
Noise	JIS C 5202 5.9;	Maximum voltage (V <sub>ms</sub> ) applied.	Resistors range	Valu	
	IEC 60115-1 4.12		R < 100 Ω	10 c	
			$100 \Omega \le R < 1 K\Omega$	20 d	
			$  K\Omega \le R <  0 K\Omega$	30 d	
			$10 \text{ K}\Omega \leq \text{R} < 100 \text{ K}\Omega$	40 d	
			$100 \text{ K}\Omega \leq \text{R} < 1 \text{ M}\Omega$	46 d	
			$I M\Omega \le R \le 22 M\Omega$	48 c	
Humidity (steady state)	JIS C 5202 7.5; IEC 60115-8 4.24.8	1,000 hours; 40 $\pm$ 2 °C; 93(+2/–3)% RH RCWV applied for 1.5 hours on and 0.5 hour off	±(0.5% +0.05 Ω) for 1% tol. ±(2.0% +0.05 Ω) for 5% tol.		
Leaching	EIA/IS 4.13B;	Solder bath at 260 ±5 °C	No visible damage		
	IEC 60115-8 4.18	Dipping time: 30 $\pm 1$ seconds			
Intermittent Overload	JIS C 5202 5.8	At room temperature; 2.5 × RCWV applied for I second on and 25 seconds off; total 10,000 cycles	$\pm$ (1.0% +0.05 Ω) for 1% tol. $\pm$ (2.0% +0.05 Ω) for 5% tol.		
Resistance to Vibration	On request	On request			
Moisture	MIL-STD-202F-method 106F;	42 cycles; total 1,000 hours	±(0.5% +0.05Ω) for 1%	6 tol.	
Resistance Heat	IEC 60115-1 4.24.2	Shown as Fig. 6	$\pm (2.0\% + 0.05\Omega)$ for 5% tol. No visible damage		







### <u>REVISION HISTORY</u>

REVISION	DATE	CHANGE NOTIFICATION	DESCRIPTION
Version 2	Mar 01, 2005	-	- Test method and procedure updated
			- TCI 64, the concave chip resistor arrays combined
Version I	Apr. 22, 2004	-	- 13" taping and Jumper added, delete G in ordering code, and test & requirement (Pb free) updated
Version 0	Nov. 10, 2003	-	- First issue of this specification

