

25-05396

February 2002 Revised February 2002

## FIN1002

## LVDS 1-Bit High Speed Differential Receiver

## **General Description**

This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock or data.

The FIN1002 can be paired with its companion driver, the FIN1001, or with any other LVDS driver.

#### **Features**

- Greater than 400Mbs data rate
- 3.3V power supply operation
- 0.4ns maximum pulse skew
- 2.5ns maximum propagation delay
- Bus pin ESD (HBM) protection exceeds 10kV
- Power-Off over voltage tolerant input and output
- Fail safe protection for open-circuit and non-driven, shorted or terminated conditions
- High impedance output at V<sub>CC</sub> < 1.5V</p>
- Meets or exceeds the TIA/EIA-644 LVDS standard
- 5-Lead SOT23 package saves space

## **Ordering Code:**

Order Number	Package Number	Package Description	
FIN1002M5	MA05B	5-Lead SOT23, JEDEC MO-178, 1.6mm [250 Units on Tape and Reel]	
FIN1002M5X	MA05B	5-Lead SOT23, JEDEC MO-178, 1.6mm [3000 Units on Tape and Reel]	

## **Pin Descriptions**

Pin Name	Description		
R <sub>OUT</sub>	LVTTL Data Output		
R <sub>IN+</sub>	Non-inverting Driver Input		
R <sub>IN-</sub>	Inverting Driver Input		
V <sub>CC</sub>	Power Supply		
GND	Ground		
NC	No Connect		

## **Function Table**


Inp	out	Outputs		
R <sub>IN+</sub>	R <sub>IN</sub> _	R <sub>OUT</sub>		
L	Н	L		
Н	L	Н		
Fail Safe	Condition	Н		

H = HIGH Logic Level L = LOW Logic Level

Fail Safe = Open, Shorted, Terminated

## **Connection Diagram**

#### Pin Assignment for SOT package



## **Absolute Maximum Ratings**(Note 1)

Lead Temperature (T<sub>I</sub>)

(Soldering, 10 seconds) 260°C

# Recommended Operating Conditions

Supply Voltage (V $_{\rm CC}$ ) 3.0V to 3.6V Input Voltage (V $_{\rm IN}$ ) 0 to V $_{\rm CC}$ 

Magnitude of Differential

Voltage ( $|V_{ID}|$ ) 100mV to  $V_{CC}$ 

Common-mode Input

Voltage ( $V_{IC}$ ) (0V +  $|V_{ID}|$  /2) to (2.4 -  $|V_{ID}|$ /2)

Operating Temperature (T<sub>A</sub>) -40°C to +85°C

ESD (Human Body Model)

All Pins 8kV

LVDS pins to GND 10kV ESD (Machine Model) 400V

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

### **DC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified

Compleal	Parameter	Test Conditions	Min	Тур	Max	Units
Symbol				(Note 2)	2)	Units
V <sub>TH</sub>	Differential Input Threshold HIGH	See Figure 1; V <sub>IC</sub> = +0.05V, 1.2V, or 2.35V			100	mV
V <sub>TL</sub>	Differential Input Threshold LOW	See Figure 1; V <sub>IC</sub> = +0.05V, 1.2V, or 2.35V	-100			mV
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or V <sub>CC</sub>			±20	μΑ
I <sub>I(OFF)</sub>	Power-OFF Input Current	V <sub>CC</sub> = 0V, V <sub>IN</sub> = 0V or 3.6V			±20	μΑ
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2	3.3		V
		I <sub>OH</sub> = -8 mA	2.4	3.1		v
V <sub>OL</sub>	Output LOW Voltage	$I_{OH} = 100 \mu A$		0.0	0.2	V
		I <sub>OL</sub> = 8 mA		0.16	0.5	v
V <sub>IK</sub>	Input Clamp Voltage	I <sub>IK</sub> = -18 mA	-1.5	0.8		V
I <sub>CC</sub>	Power Supply Current	$(R_{IN+} = 1V \text{ and } R_{IN-} = 1.4V), \text{ or}$		4	7	mA
		$(R_{IN+} = 1.4V \text{ and } R_{IN-} = 1V)$		4	,	IIIA
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 3.3V		2.3		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 0V		2.8		pF

**Note 2:** All typical values are at  $T_A = 25^{\circ}$ C and with  $V_{CC} = 3.3$ V.


### **AC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t <sub>PLH</sub>	Propagation Delay LOW-to-HIGH		0.9	1.5	2.5	ns
t <sub>PHL</sub>	Propagation Delay HIGH-to-LOW		0.9	1.5	2.5	ns
t <sub>TLH</sub>	Output Rise Time (20% to 80%)	$ V_{ID}  = 400 \text{ mV}, C_L = 10 \text{ pF}$		0.6		ns
t <sub>THL</sub>	Output Fall Time (80% to 20%)	See Figure 1 and Figure 2		0.5		ns
t <sub>SK(P)</sub>	Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub>			0.02	0.4	ns
t <sub>SK(PP)</sub>	Part-to-Part Skew (Note 4)				1.0	ns

Note 3: All typical values are at  $T_A = 25$ °C and with  $V_{CC} = 3.3V$ .

Note 4: t<sub>SK(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.



Note A: All input pulses have frequency = 10MHz,  $t_R$  or  $t_F = 1ns$ 

Note B: C<sub>L</sub> includes all probe and fixture capacitances

FIGURE 1. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit








FIGURE 2. LVDS Input to LVTTL Output AC Waveforms








## $\begin{picture}(20,20) \put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){10$



#### LAND PATTERN RECOMMENDATION



5-Lead SOT23, JEDEC MO-178, 1.6mm Package Number MA05B

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com