# 25-05230



# PCA9674/74A

# Remote 8-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt

Rev. 05 — 15 June 2009

**Product data sheet** 

#### 1. General description

The PCA9674/74A provide general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I<sup>2</sup>C-bus) and is a part of the Fast-mode Plus (Fm+) family.

The PCA9674/74A is a drop-in upgrade for the PCF8574/74A providing higher Fast-mode Plus I<sup>2</sup>C-bus speeds (1 MHz versus 400 kHz) so that the output can support PWM dimming of LEDs, higher I<sup>2</sup>C-bus drive (30 mA versus 3 mA) so that many more devices can be on the bus without the need for bus buffers, higher total package sink capacity (200 mA versus 100 mA) that supports having all LEDs on at the same time and more device addresses (64 versus 8) are available to allow many more devices on the bus without address conflicts.

The devices consist of an 8-bit quasi-bidirectional port and an I<sup>2</sup>C-bus interface. The PCA9674/74A have low current consumption and include latched outputs with 25 mA high current drive capability for directly driving LEDs.

They also possess an interrupt line (INT) that can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C-bus.

The internal Power-On Reset (POR) or Software Reset sequence initializes the I/Os as inputs.

#### 2. Features

- 1 MHz I<sup>2</sup>C-bus interface
- Compliant with the I<sup>2</sup>C-bus Fast and Standard modes
- SDA with 30 mA sink capability for 4000 pF buses
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 8-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability for directly driving LEDs
- Total package sink capability of 200 mA
- Active LOW open-drain interrupt output
- 64 programmable slave addresses using 3 address pins
- Readable device ID (manufacturer, device type, and revision)
- Low standby current
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101



- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA
- Packages offered: SO16, SSOP20, TSSOP16, HVQFN16

# 3. Applications


- LED signs and displays
- Servers
- Industrial control
- Medical equipment
- PLCs
- Cellular telephones
- Gaming machines
- Instrumentation and test measurement


# 4. Ordering information

Table 1. Ordering information

Type number	Topside	Package							
	mark	Name	Description	Version					
PCA9674BS	674	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads;	SOT758-1					
PCA9674ABS	74A		16 terminals; body $3 \times 3 \times 0.85$ mm						
PCA9674D	PCA9674D	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1					
PCA9674AD	PCA9674AD								
PCA9674PW	PCA9674	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1					
PCA9674APW	PA9674A		body width 4.4 mm						
PCA9674TS	PCA9674	SSOP20	plastic shrink small outline package; 20 leads;	SOT266-1					
PCA9674ATS	PA9674A		body width 4.4 mm						


# 5. Block diagram





# 6. Pinning information

#### 6.1 Pinning



# 6.2 Pin description

Table 2. Pin description for SO16, TSSOP16

Symbol	Pin	Description
AD0	1	address input 0
AD1	2	address input 1
AD2	3	address input 2
P0	4	quasi-bidirectional I/O 0
P1	5	quasi-bidirectional I/O 1
P2	6	quasi-bidirectional I/O 2
P3	7	quasi-bidirectional I/O 3
V <sub>SS</sub>	8	supply ground
P4	9	quasi-bidirectional I/O 4
P5	10	quasi-bidirectional I/O 5
P6	11	quasi-bidirectional I/O 6
P7	12	quasi-bidirectional I/O 7
ĪNT	13	interrupt output (active LOW)
SCL	14	serial clock line
SDA	15	serial data line
$V_{DD}$	16	supply voltage

Table 3. Pin description for SSOP20

Symbol	Pin	Description
ĪNT	1	interrupt output (active LOW)
SCL	2	serial clock line
n.c.	3	not connected
SDA	4	serial data line
$V_{DD}$	5	supply voltage
AD0	6	address input 0
AD1	7	address input 1
n.c.	8	not connected
AD2	9	address input 2
P0	10	quasi-bidirectional I/O 0
P1	11	quasi-bidirectional I/O 1
P2	12	quasi-bidirectional I/O 2
n.c.	13	not connected
P3	14	quasi-bidirectional I/O 3
$V_{SS}$	15	supply ground
P4	16	quasi-bidirectional I/O 4
P5	17	quasi-bidirectional I/O 5
n.c.	18	not connected
P6	19	quasi-bidirectional I/O 6
P7	20	quasi-bidirectional I/O 7

Table 4.	Pin description	for HVQFN16
Symbol	Pin	Description
AD2	1	address input 2
P0	2	quasi-bidirectional I/O 0
P1	3	quasi-bidirectional I/O 1
P2	4	quasi-bidirectional I/O 2
P3	5	quasi-bidirectional I/O 3
V <sub>SS</sub> [1]	6	supply ground
P4	7	quasi-bidirectional I/O 4
P5	8	quasi-bidirectional I/O 5
P6	9	quasi-bidirectional I/O 6
P7	10	quasi-bidirectional I/O 7
ĪNT	11	interrupt output (active LOW)
SCL	12	serial clock line
SDA	13	serial data line
$V_{DD}$	14	supply voltage
AD0	15	address input 0
AD1	16	address input 1

Table 4. Pin description for HVQFN16

# 7. Functional description

Refer to Figure 1 "Block diagram of PCA9674/74A".

#### 7.1 Device address


Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA9674/74A is shown in <a href="Figure 7">Figure 7</a>. Slave address pins AD2, AD1, and AD0 choose 1 of 64 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD2, AD1, and AD0. Address values depending on AD2, AD1, and AD0 can be found in Table 5 "PCA9674 address map" and Table 6 "PCA9674A address map".

**Remark:** When using the PCA9674A, the General Call address (0000 0000b) and the Device ID address (1111 100Xb) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA9674A not to acknowledge.

**Remark:** When using the PCA9674 or the PCA9674A, reserved I<sup>2</sup>C-bus addresses must be used with caution since they can interfere with:

- "reserved for future use" l<sup>2</sup>C-bus addresses (0000 011, 1111 101, 1111 110, 1111 111)
- slave devices that use the 10-bit addressing scheme (1111 0xx)
- High speed mode (Hs-mode) master code (0000 1xx)

<sup>[1]</sup> HVQFN16 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.



The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

When AD2, AD1 and AD0 are held to  $V_{DD}$  or  $V_{SS}$ , the same address as the PCF8574 or PCF8574A is applied.

#### 7.1.1 Address maps

Table 5. PCA9674 address map

AD2	AD1	AD0	A6	A5	A4	А3	A2	<b>A</b> 1	Α0	Address
$V_{SS}$	SCL	$V_{SS}$	0	0	1	0	0	0	0	20h
V <sub>SS</sub>	SCL	$V_{DD}$	0	0	1	0	0	0	1	22h
V <sub>SS</sub>	SDA	$V_{SS}$	0	0	1	0	0	1	0	24h
$V_{SS}$	SDA	$V_{DD}$	0	0	1	0	0	1	1	26h
$V_{DD}$	SCL	$V_{SS}$	0	0	1	0	1	0	0	28h
$V_{\text{DD}}$	SCL	$V_{\text{DD}}$	0	0	1	0	1	0	1	2Ah
$V_{\text{DD}}$	SDA	$V_{SS}$	0	0	1	0	1	1	0	2Ch
$V_{DD}$	SDA	$V_{DD}$	0	0	1	0	1	1	1	2Eh
$V_{SS}$	SCL	SCL	0	0	1	1	0	0	0	30h
$V_{\text{SS}}$	SCL	SDA	0	0	1	1	0	0	1	32h
$V_{SS}$	SDA	SCL	0	0	1	1	0	1	0	34h
$V_{SS}$	SDA	SDA	0	0	1	1	0	1	1	36h
$V_{DD}$	SCL	SCL	0	0	1	1	1	0	0	38h
$V_{DD}$	SCL	SDA	0	0	1	1	1	0	1	3Ah
$V_{DD}$	SDA	SCL	0	0	1	1	1	1	0	3Ch
$V_{DD}$	SDA	SDA	0	0	1	1	1	1	1	3Eh
$V_{SS}$	$V_{SS}$	$V_{SS}$	0	1	0	0	0	0	0	40h
$V_{SS}$	$V_{SS}$	$V_{DD}$	0	1	0	0	0	0	1	42h
$V_{SS}$	$V_{DD}$	$V_{SS}$	0	1	0	0	0	1	0	44h
$V_{SS}$	$V_{DD}$	$V_{DD}$	0	1	0	0	0	1	1	46h
$V_{DD}$	$V_{SS}$	$V_{SS}$	0	1	0	0	1	0	0	48h
$V_{DD}$	$V_{SS}$	$V_{DD}$	0	1	0	0	1	0	1	4Ah
$V_{DD}$	$V_{DD}$	$V_{SS}$	0	1	0	0	1	1	0	4Ch
$V_{DD}$	$V_{DD}$	$V_{DD}$	0	1	0	0	1	1	1	4Eh

Table 5. PCA9674 address map ...continued

AD2	AD1	AD0	A6	A5	A4	А3	A2	<b>A</b> 1	Α0	Address
V <sub>SS</sub>	V <sub>SS</sub>	SCL	0	1	0	1	0	0	0	50h
V <sub>SS</sub>	V <sub>SS</sub>	SDA	0	1	0	1	0	0	1	52h
V <sub>SS</sub>	V <sub>DD</sub>	SCL	0	1	0	1	0	1	0	54h
V <sub>SS</sub>	V <sub>DD</sub>	SDA	0	1	0	1	0	1	1	56h
V <sub>DD</sub>	V <sub>SS</sub>	SCL	0	1	0	1	1	0	0	58h
V <sub>DD</sub>	V <sub>SS</sub>	SDA	0	1	0	1	1	0	1	5Ah
V <sub>DD</sub>	V <sub>DD</sub>	SCL	0	1	0	1	1	1	0	5Ch
V <sub>DD</sub>	V <sub>DD</sub>	SDA	0	1	0	1	1	1	1	5Eh
SCL	SCL	$V_{SS}$	1	0	1	0	0	0	0	A0h
SCL	SCL	V <sub>DD</sub>	1	0	1	0	0	0	1	A2h
SCL	SDA	V <sub>SS</sub>	1	0	1	0	0	1	0	A4h
SCL	SDA	V <sub>DD</sub>	1	0	1	0	0	1	1	A6h
SDA	SCL	V <sub>SS</sub>	1	0	1	0	1	0	0	A8h
SDA	SCL	V <sub>DD</sub>	1	0	1	0	1	0	1	AAh
SDA	SDA	V <sub>SS</sub>	1	0	1	0	1	1	0	ACh
SDA	SDA	V <sub>DD</sub>	1	0	1	0	1	1	1	AEh
SCL	SCL	SCL	1	0	1	1	0	0	0	B0h
SCL	SCL	SDA	1	0	1	1	0	0	1	B2h
SCL	SDA	SCL	1	0	1	1	0	1	0	B4h
SCL	SDA	SDA	1	0	1	1	0	1	1	B6h
SDA	SCL	SCL	1	0	1	1	1	0	0	B8h
SDA	SCL	SDA	1	0	1	1	1	0	1	BAh
SDA	SDA	SCL	1	0	1	1	1	1	0	BCh
SDA	SDA	SDA	1	0	1	1	1	1	1	BEh
SCL	$V_{SS}$	$V_{SS}$	1	1	0	0	0	0	0	C0h
SCL	$V_{SS}$	$V_{DD}$	1	1	0	0	0	0	1	C2h
SCL	$V_{DD}$	$V_{SS}$	1	1	0	0	0	1	0	C4h
SCL	$V_{DD}$	$V_{DD}$	1	1	0	0	0	1	1	C6h
SDA	$V_{SS}$	$V_{SS}$	1	1	0	0	1	0	0	C8h
SDA	$V_{SS}$	$V_{DD}$	1	1	0	0	1	0	1	CAh
SDA	$V_{DD}$	$V_{SS}$	1	1	0	0	1	1	0	CCh
SDA	$V_{DD}$	$V_{DD}$	1	1	0	0	1	1	1	CEh
SCL	$V_{SS}$	SCL	1	1	1	0	0	0	0	E0h
SCL	$V_{SS}$	SDA	1	1	1	0	0	0	1	E2h
SCL	$V_{DD}$	SCL	1	1	1	0	0	1	0	E4h
SCL	$V_{DD}$	SDA	1	1	1	0	0	1	1	E6h
SDA	$V_{SS}$	SCL	1	1	1	0	1	0	0	E8h
SDA	$V_{SS}$	SDA	1	1	1	0	1	0	1	EAh
SDA	$V_{DD}$	SCL	1	1	1	0	1	1	0	ECh
SDA	$V_{DD}$	SDA	1	1	1	0	1	1	1	EEh

Table 6. PCA9674A address map

AD2	AD1	AD0	A6	A5	A4	А3	A2	<b>A</b> 1	A0	Address
V <sub>SS</sub>	SCL	$V_{SS}$	0	0	0	1	0	0	0	10h
V <sub>SS</sub>	SCL	$V_{DD}$	0	0	0	1	0	0	1	12h
$V_{SS}$	SDA	$V_{SS}$	0	0	0	1	0	1	0	14h
$V_{SS}$	SDA	$V_{DD}$	0	0	0	1	0	1	1	16h
$V_{DD}$	SCL	$V_{SS}$	0	0	0	1	1	0	0	18h
$V_{DD}$	SCL	$V_{DD}$	0	0	0	1	1	0	1	1Ah
$V_{DD}$	SDA	$V_{SS}$	0	0	0	1	1	1	0	1Ch
$V_{DD}$	SDA	$V_{DD}$	0	0	0	1	1	1	1	1Eh
V <sub>SS</sub>	SCL	SCL	0	1	1	0	0	0	0	60h
$V_{SS}$	SCL	SDA	0	1	1	0	0	0	1	62h
Vss	SDA	SCL	0	1	1	0	0	1	0	64h
$V_{SS}$	SDA	SDA	0	1	1	0	0	1	1	66h
$V_{DD}$	SCL	SCL	0	1	1	0	1	0	0	68h
$V_{DD}$	SCL	SDA	0	1	1	0	1	0	1	6Ah
$V_{DD}$	SDA	SCL	0	1	1	0	1	1	0	6Ch
$V_{DD}$	SDA	SDA	0	1	1	0	1	1	1	6Eh
$V_{SS}$	$V_{SS}$	$V_{SS}$	0	1	1	1	0	0	0	70h
V <sub>SS</sub>	$V_{SS}$	$V_{DD}$	0	1	1	1	0	0	1	72h
$V_{SS}$	$V_{DD}$	$V_{SS}$	0	1	1	1	0	1	0	74h
$V_{SS}$	$V_{DD}$	$V_{DD}$	0	1	1	1	0	1	1	76h
$V_{DD}$	$V_{SS}$	$V_{SS}$	0	1	1	1	1	0	0	78h
$V_{DD}$	$V_{SS}$	$V_{DD}$	0	1	1	1	1	0	1	7Ah
$V_{DD}$	$V_{DD}$	$V_{SS}$	0	1	1	1	1	1	0	7Ch
$V_{DD}$	$V_{DD}$	$V_{DD}$	0	1	1	1	1	1	1	7Eh
$V_{SS}$	$V_{SS}$	SCL	1	0	0	0	0	0	0	80h
$V_{SS}$	$V_{SS}$	SDA	1	0	0	0	0	0	1	82h
$V_{SS}$	$V_{DD}$	SCL	1	0	0	0	0	1	0	84h
$V_{SS}$	$V_{DD}$	SDA	1	0	0	0	0	1	1	86h
$V_{DD}$	$V_{SS}$	SCL	1	0	0	0	1	0	0	88h
$V_{DD}$	$V_{SS}$	SDA	1	0	0	0	1	0	1	8Ah
$V_{DD}$	$V_{DD}$	SCL	1	0	0	0	1	1	0	8Ch
$V_{DD}$	$V_{DD}$	SDA	1	0	0	0	1	1	1	8Eh
SCL	SCL	$V_{SS}$	1	0	0	1	0	0	0	90h
SCL	SCL	$V_{DD}$	1	0	0	1	0	0	1	92h
SCL	SDA	$V_{SS}$	1	0	0	1	0	1	0	94h
SCL	SDA	$V_{DD}$	1	0	0	1	0	1	1	96h
SDA	SCL	$V_{SS}$	1	0	0	1	1	0	0	98h
SDA	SCL	$V_{DD}$	1	0	0	1	1	0	1	9Ah
SDA	SDA	$V_{SS}$	1	0	0	1	1	1	0	9Ch
SDA	SDA	$V_{DD}$	1	0	0	1	1	1	1	9Eh


Table 6.	PCAS	9674A add	dress m	ар <i>с</i> с	ontinued					
AD2	AD1	AD0	A6	A5	A4	А3	A2	<b>A</b> 1	Α0	Address
SCL	SCL	SCL	1	1	1	0	0	0	0	D0h
SCL	SCL	SDA	1	1	1	0	0	0	1	D2h
SCL	SDA	SCL	1	1	1	0	0	1	0	D4h
SCL	SDA	SDA	1	1	1	0	0	1	1	D6h
SDA	SCL	SCL	1	1	1	0	1	0	0	D8h
SDA	SCL	SDA	1	1	1	0	1	0	1	DAh
SDA	SDA	SCL	1	1	1	0	1	1	0	DCh
SDA	SDA	SDA	1	1	1	0	1	1	1	DEh
SCL	$V_{SS}$	$V_{SS}$	1	1	1	1	0	0	0	F0h
SCL	$V_{SS}$	$V_{DD}$	1	1	1	1	0	0	1	F2h
SCL	$V_{DD}$	$V_{SS}$	1	1	1	1	0	1	0	F4h
SCL	$V_{DD}$	$V_{DD}$	1	1	1	1	0	1	1	F6h
SDA	$V_{SS}$	$V_{SS}$	1	1	1	1	1	0	0	<u>-[1]</u>
SDA	$V_{SS}$	$V_{DD}$	1	1	1	1	1	0	1	FAh
SDA	$V_{DD}$	$V_{SS}$	1	1	1	1	1	1	0	FCh
SDA	$V_{DD}$	$V_{DD}$	1	1	1	1	1	1	1	FEh
SCL	$V_{SS}$	SCL	0	0	0	0	0	0	0	_ <u>[1]</u>
SCL	$V_{SS}$	SDA	0	0	0	0	0	0	1	02h
SCL	$V_{DD}$	SCL	0	0	0	0	0	1	0	04h
SCL	$V_{DD}$	SDA	0	0	0	0	0	1	1	06h
SDA	$V_{SS}$	SCL	0	0	0	0	1	0	0	08h
SDA	$V_{SS}$	SDA	0	0	0	0	1	0	1	0Ah
SDA	$V_{DD}$	SCL	0	0	0	0	1	1	0	0Ch
SDA	$V_{DD}$	SDA	0	0	0	0	1	1	1	0Eh


<sup>[1]</sup> The PCA9674A does not acknowledge when AD2, AD1, AD0 follows this configuration.

#### 7.2 Software Reset Call, and device ID addresses

Two other different addresses can be sent to the PCA9674/74A.

- General Call address: allows to reset the PCA9674/74A through the I<sup>2</sup>C-bus upon reception of the right I<sup>2</sup>C-bus sequence. See <u>Section 7.2.1 "Software Reset"</u> for more information.
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See <u>Section 7.2.2 "Device ID (PCA9674/74A ID field)"</u> for more information.





#### 7.2.1 Software Reset

The Software Reset Call allows all the devices in the I<sup>2</sup>C-bus to be reset to the power-up state value through a specific formatted I<sup>2</sup>C-bus command. To be performed correctly, it implies that the I<sup>2</sup>C-bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:


- 1. A START command is sent by the I<sup>2</sup>C-bus master.
- 2. The reserved General Call I<sup>2</sup>C-bus address '0000 000' with the R/ $\overline{W}$  bit set to 0 (write) is sent by the I<sup>2</sup>C-bus master.
- 3. The PCA9674/74A device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the  $R/\overline{W}$  bit is set to 1 (read), no acknowledge is returned to the  $I^2C$ -bus master.
- 4. Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h.
  - a. The PCA9674/74A acknowledges this value only. If the byte is not equal to 06h, the PCA9674/74A does not acknowledge it.

If more than 1 byte of data is sent, the PCA9674/74A does not acknowledge any more.

5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the PCA9674/74A then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.

The I<sup>2</sup>C-bus master must interpret a non-acknowledge from the PCA9674/74A (at any time) as a 'Software Reset Abort'. The PCA9674/74A does not initiate a reset of its registers.

The unique sequence that initiates a Software Reset is described in Figure 10.



#### 7.2.2 Device ID (PCA9674/74A ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- 8 bits with the manufacturer name, unique per manufacturer (for example, NXP).
- 13 bits with the part identification, assigned by manufacturer, the 7 MSBs with the category ID and the 6 LSBs with the feature ID (for example, for example PCA9674/74A 16-bit quasi-output I/O expander).
- 3 bits with the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hardwired in the device and can be accessed as follows:

- 1. START command
- 2. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/ $\overline{W}$  bit set to 0 (write).
- 3. The master sends the I<sup>2</sup>C-bus slave address of the slave device it needs to identify. The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I<sup>2</sup>C-bus slave address).
- 4. The master sends a Re-START command.

**Remark:** A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed.


**Remark:** A STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID read cannot be performed.


- 5. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/ $\overline{W}$  bit set to 1 (read).
- 6. The device ID read can be done, starting with the 8 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 13 part identification bits and then the 3 die revision bits (3 LSB of the third byte).
- 7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

**Remark:** The reading of the Device ID can be stopped anytime by sending a NACK command.

**Remark:** If the master continues to ACK the bytes after the third byte, the PCA9674/74A rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.

For the PCA9674/74A, the Device ID is as shown in Figure 11.





# 8. I/O programming

#### 8.1 Quasi-bidirectional I/O architecture

The PCA9674/74A's 8 ports (see <u>Figure 2</u>) are entirely independent and can be used either as input or output ports. Input data is transferred from the ports to the microcontroller in the Read mode (see <u>Figure 14</u>). Output data is transmitted to the ports in the Write mode (see <u>Figure 13</u>).


This quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data directions. At power-on the I/Os are HIGH. In this mode only a current source ( $I_{OH}$ ) to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  ( $I_{trt(pu)}$ ) allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. After power-on, as all the I/Os are set HIGH, all of them can be used as inputs. Any change in setting of the I/Os as either inputs or outputs can be done with the write mode.

**Remark:** If a HIGH is applied to an I/O which has been written earlier to LOW, a large current ( $I_{OL}$ ) will flow to  $V_{SS}$ .

#### 8.2 Writing to the port (Output mode)

To write, the master (microcontroller) first addresses the slave device. By setting the last bit of the byte containing the slave address to logic 0 the write mode is entered. The PCA9674/74A acknowledges and the master sends the data byte for P7 to P0 and is acknowledged by the PCA9674/74A. The 8-bit data is presented on the port lines after it has been acknowledged by the PCA9674/74A.


The number of data bytes that can be sent successively is not limited. The previous data is overwritten every time a data byte has been sent.



#### 8.3 Reading from a port (Input mode)

All ports programmed as input should be set to logic 1. To read, the master (microcontroller) first addresses the slave device after it receives the interrupt. By setting the last bit of the byte containing the slave address to logic 1 the Read mode is entered. The data bytes that follow on the SDA are the values on the ports.

If the data on the input port changes faster than the master can read, this data may be lost.



#### 8.4 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9674/74A in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9674/74A registers and  $I^2C$ -bus/SMBus state machine will initialize to their default states. Thereafter  $V_{DD}$  must be lowered below 0.2 V to reset the device.

#### 8.5 Interrupt output (INT)

The PCA9674/74A provides an open-drain interrupt ( $\overline{\text{INT}}$ ) which can be fed to a corresponding input of the microcontroller (see <u>Figure 13</u>, <u>Figure 14</u>, and <u>Figure 15</u>). This gives these chips a kind of master function which can initiate an action elsewhere in the system.


An interrupt is generated by any rising or falling edge of the port inputs. After time  $t_{\nu(D)}$  the signal  $\overline{INT}$  is valid.

The interrupt disappears when data on the port is changed to the original setting or data is read from or written to the device which has generated the interrupt.

In the write mode, the interrupt may become deactivated (HIGH) on the rising edge of the write to port pulse. On the falling edge of the write to port pulse the interrupt is definitely deactivated (HIGH).

The interrupt is reset in the read mode on the rising edge of the read from port pulse.

During the resetting of the interrupt itself, any changes on the I/Os may not generate an interrupt. After the interrupt is reset any change in I/Os will be detected and transmitted as an INT.




#### 9. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 16).




#### 9.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 17).



#### 9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 18).




#### 9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



# 10. Application design-in information

#### 10.1 Bidirectional I/O expander applications

In the 8-bit I/O expander application shown in Figure 20, P0 and P1 are inputs, and P2 to P7 are outputs. When used in this configuration, during a write, the input (P0 and P1) must be written as HIGH so the external devices fully control the input ports. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P2 to P7). During a read, the logic levels of the external devices driving the input ports (P0 and P1) and the previous written logic level to the output ports (P2 to P7) will be read.

The GPIO also has an interrupt line  $(\overline{INT})$  that can be connected to the interrupt logic of the microprocessor. By sending an interrupt signal on this line, the remote I/O informs the microprocessor that there is incoming data or a change of data on its ports without having to communicate via the I2C-bus.





Fig 20. Bidirectional I/O expander application

#### 10.2 High current-drive load applications

The GPIO has a maximum sinking current of 25 mA per bit. In applications requiring additional drive, two port pins in the same octal may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins (one octal) can be connected together to drive 200 mA.



# 11. Limiting values

Table 7. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				,		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Symbol	Parameter	Conditions	Min	Max	Unit
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{DD}$	supply voltage		-0.5	+6	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$I_{DD}$	supply current		-	±100	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>SS</sub>	ground supply current		-	±400	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	VI	input voltage		$V_{\text{SS}}-0.5$	5.5	V
P <sub>tot</sub> total power dissipation - 400 mW  P/out power dissipation per output - 100 mW  T <sub>stg</sub> storage temperature -65 +150 °C	I <sub>I</sub>	input current		-	±20	mA
P/out power dissipation per output - 100 mW $T_{stg}$ storage temperature -65 +150 °C	Io	output current		[1] _	±50	mA
$T_{\text{stg}}$ storage temperature $-65$ +150 °C	P <sub>tot</sub>	total power dissipation		-	400	mW
aty and Same product	P/out	power dissipation per output		-	100	mW
T <sub>amb</sub> ambient temperature operating –40 +85 °C	T <sub>stg</sub>	storage temperature		-65	+150	°C
	T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

<sup>[1]</sup> Total package (maximum) output current is 400 mA.

### 12. Static characteristics

Table 8. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Supply voltage         2.3         -         5.5         V           InDD         supply current         Operating mode; no load; V; = Vpp or Vss; fsc. = 1 MHz; AD0, AD1, AD2 = static H or L         -         2.00         500         μA           Islab         standby current         Standby mode; no load; V; = Vpp or Vss; fsc. = 0 kHz         -         4.5         10         μA           VPoR         power-on reset voltage         ID         -         1.8         2.0         V           Input SCL; input/output SDA         VII         LOW-level input voltage         -         -0.5         -         +0.3VpD         V           Input Counting         VOL = 0.4 V; VpD = 2.3 V         2.0         35         -         mA           VI         HIGH-level input voltage         VOL = 0.4 V; VpD = 3.0 V         25         44         -         mA           Input Counting         Vol = 0.4 V; VpD = 4.5 V         30         57         -         mA           Input capacitance         V1 = VpD or Vss         -1         -         +1         μA           Input capacitance         V1 = VpD or Vss         -1         -         +1         μA           Input capacitance         V1 = VpD or Vss         -1         - <t< th=""><th>Symbol</th><th>Parameter</th><th>Conditions</th><th></th><th>Min</th><th>Тур</th><th>Max</th><th>Unit</th></t<>	Symbol	Parameter	Conditions		Min	Тур	Max	Unit
InDD         supply current         Operating mode; no load; V <sub>1</sub> = V <sub>DD</sub> or V <sub>SS;</sub> f <sub>SCL</sub> = 1 MHz; ADO, AD1, AD2 = static H or L         -         200         500         μA           I <sub>stb</sub> standby current         Standby mode; no load; V <sub>1</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 0 kHz         -         4.5         10         μA           V <sub>POR</sub> power-on reset voltage         I DD or V <sub>SS</sub> ; f <sub>SCL</sub> = 0 kHz         -         4.5         10         μA           V <sub>POR</sub> power-on reset voltage         I DD or V <sub>SS</sub> ; f <sub>SCL</sub> = 0 kHz         -         4.5         10         μA           V <sub>POR</sub> power-on reset voltage         I DD or V <sub>SS</sub> ; f <sub>SCL</sub> = 0 kHz         -         1.5         2.0         V           V <sub>IL</sub> LOW-level input voltage         I DD or V <sub>SS</sub> I DD or V <sub>S</sub> -         +0.3V <sub>DD</sub> V           I <sub>OL</sub> LOW-level output current         V <sub>OL</sub> = 0.4 V; V <sub>DD</sub> = 2.3 V         20         35         -         mA           I <sub>L</sub> leakage current         V <sub>1</sub> = V <sub>SS</sub> -         10         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ         μ	Supplies							
Vi = Vop, or Vos; fscl = 1 MHz; ADO, AD1, AD2 = static H or L     Visto   Standby current   Standby mode; no load; Vi = Vop or Vs; fscl = 0 kHz   - 1.8   2.0   V     Vipor   Pop or Vs; fscl = 0 kHz   - 1.8   2.0   V     Vipor   Pop or Vs; fscl = 0 kHz   - 1.8   2.0   V     Vipor   Pop or Vs; fscl = 0 kHz   - 1.8   2.0   V     Vipor   SCL; input/output SDA   - 0.5   - 40.3V <sub>DD</sub>   V     Vipor   HIGH-level input voltage   - 0.5   - 40.3V <sub>DD</sub>   V     Vipor   HIGH-level input voltage   - 0.4 V; Vop = 2.3 V   20   35   - 0   mA     Vipor   Pop or Vs; Vop = 3.0 V   25   44   - 0   mA     Vipor   Pop or Vs; Vop = 3.0 V   25   44   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   30   57   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   30   57   - 0   mA     Vipor   Pop or Vs; Vop = 2.3 V   2   12   26   - 0   mA     Vipor   Pop or Vs; Vop = 2.3 V   2   12   26   - 0   mA     Vipor   Pop or Vs; Vop = 3.0 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 3.0 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   33   - 0   mA     Vipor   Pop or Vs; Vop = 4.5 V   2   17   30   - 1     Vipor   Pop or Vs; Vop = 4.5 V   2   17   30   - 1     Vipor   Pop or Vs; Vop = 4.5 V   2	$V_{DD}$	supply voltage			2.3	-	5.5	V
V <sub>POR</sub>   power-on reset voltage   1	I <sub>DD</sub>	supply current	$V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 1$ MHz;		-	200	500	μΑ
Imput SCL;   imput/output SDA	I <sub>stb</sub>	standby current			-	4.5	10	μΑ
VIL         LOW-level input voltage         -0.5         -         +0.3V <sub>DD</sub> V           VI <sub>IH</sub> HIGH-level input voltage         0.7V <sub>DD</sub> -         5.5         V           I <sub>OL</sub> LOW-level output current         V <sub>OL</sub> = 0.4 V; V <sub>DD</sub> = 2.3 V         20         35         -         mA           V <sub>OL</sub> = 0.4 V; V <sub>DD</sub> = 3.0 V         25         44         -         mA           I <sub>L</sub> leakage current         V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> -1         -         +1         μA           C <sub>i</sub> input capacitance         V <sub>I</sub> = V <sub>SS</sub> -0         5         10         pF           VOS; PO TO         P           VOS; VOD = 2.3 V         2         12         26         -         mA           V <sub>OL</sub> = 0.5 V; V <sub>DD</sub> = 2.3 V         2         17         33         -         mA           V <sub>OL</sub> = 0.5 V; V <sub>DD</sub> = 3.0 V         2         17         33         -         mA           I <sub>OL</sub> (tot)         total LOW-level output current         V <sub>OL</sub> = 0.5 V; V <sub>DD</sub> = 4.5 V         2         25         40         -         mA           I <sub>OL</sub> (tot)         total LOW-level output current         V <sub>OL</sub> = 0.5 V; V <sub>DD</sub> = 4.5 V         2         -	$V_{POR}$	power-on reset voltage		[1]	-	1.8	2.0	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input SCL	.; input/output SDA						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V}; V_{DD} = 2.3 \text{ V}$		20	35	-	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V <sub>OL</sub> = 0.4 V; V <sub>DD</sub> = 3.0 V		25	44	-	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{OL} = 0.4 \text{ V}; V_{DD} = 4.5 \text{ V}$		30	57	-	mA
$ \begin{tabular}{ l c c c c c c c c c c c c c c c c c c $	IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$		-1	-	+1	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ci	input capacitance	$V_I = V_{SS}$		-	5	10	pF
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I/Os; P0 t	o P7						
$V_{OL} = 0.5 \text{ V; } V_{DD} = 4.5 \text{ V} \qquad \boxed{2}  25 \qquad 40 \qquad - \qquad \text{mA}$ $I_{OL(tot)} \qquad \text{total LOW-level output current} \qquad V_{OL} = 0.5 \text{ V; } V_{DD} = 4.5 \text{ V} \qquad \boxed{2}  - \qquad 200 \qquad \text{mA}$ $I_{OH} \qquad HIGH-level output current} \qquad V_{OH} = V_{SS} \qquad -30 \qquad -138 \qquad -300 \qquad \mu \text{A}$ $I_{trt(pu)} \qquad \text{transient boosted pull-up current} \qquad V_{OH} = V_{SS}; \text{ see } \underline{Figure 13} \qquad -0.5 \qquad -1.0 \qquad - \qquad \text{mA}$ $C_i \qquad \text{input capacitance} \qquad \qquad \boxed{3}  - \qquad 2.1 \qquad 10 \qquad pF$ $C_o \qquad \text{output capacitance} \qquad \qquad \boxed{3}  - \qquad 2.1 \qquad 10 \qquad pF$ $\underline{Interrupt \ INT}  \text{(see } \underline{Figure 14} \text{ and } \underline{Figure 13}$ $I_{OL} \qquad LOW-level output current \qquad V_{OL} = 0.4 \text{ V} \qquad \qquad 3.0 \qquad - \qquad - \qquad \text{mA}$ $C_o \qquad \text{output capacitance} \qquad \qquad - \qquad 3 \qquad 5 \qquad pF$ $\underline{Inputs \ ADO, \ AD1, \ AD2}$ $V_{IL} \qquad LOW-level input voltage \qquad \qquad -0.5 \qquad - \qquad +0.3V_{DD} \qquad V$ $V_{IH} \qquad HIGH-level input voltage \qquad \qquad -0.7V_{DD} \qquad - \qquad 5.5 \qquad V$ $I_{LI} \qquad \text{input leakage current} \qquad \qquad -1 \qquad - \qquad +1 \qquad \mu A$	$I_{OL}$	LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	[2]	12	26	-	mA
			$V_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$	[2]	17	33	-	mA
$I_{OH}$ HIGH-level output current $V_{OH} = V_{SS}$ $-30$ $-138$ $-300$ $\mu$ A $I_{trt(pu)}$ transient boosted pull-up current $V_{OH} = V_{SS}$ ; see Figure 13 $-0.5$ $-1.0$ - mA $C_i$ input capacitance $3$ - 2.1 $10$ pF $C_o$ output capacitance $3$ - 2.1 $10$ pF $I_{INT}$ (see Figure 14 and Figure 13) $I_{OL}$ LOW-level output current $V_{OL} = 0.4 \text{ V}$ $3.0$ mA $I_{OC}$ output capacitance $I_{OC}$ output capacitance $I_{OC}$ $I_{OC}$ output capacitance $I_{OC}$ $I_{O$			$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	25	40	-	mA
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$I_{OL(tot)}$	total LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	-	-	200	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$I_{OH}$	HIGH-level output current	$V_{OH} = V_{SS}$		-30	-138	-300	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$I_{trt(pu)}$	transient boosted pull-up current	$V_{OH} = V_{SS}$ ; see <u>Figure 13</u>		-0.5	-1.0	-	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$C_{i}$	input capacitance		[3]	-	2.1	10	pF
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Co	output capacitance		[3]	-	2.1	10	pF
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Interrupt	INT (see <u>Figure 14</u> and <u>Figure 13</u>	3)					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$I_{OL}$	LOW-level output current	$V_{OL} = 0.4 V$		3.0	-	-	mA
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Co	output capacitance			-	3	5	pF
$V_{IH}$ HIGH-level input voltage 0.7 $V_{DD}$ - 5.5 V $I_{LI}$ input leakage current -1 - +1 $\mu A$	Inputs AD	00, AD1, AD2						
I <sub>LI</sub> input leakage current –1 - +1 μA	$V_{IL}$	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
Li Transfer and Tr	$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
C <sub>i</sub> input capacitance - 3.5 5 pF	I⊔	input leakage current			-1	-	+1	μΑ
	C <sub>i</sub>	input capacitance			-	3.5	5	pF

<sup>[1]</sup>  $V_{DD}$  must be lowered to 0.2 V or less in order to reset part.

<sup>[2]</sup> Each bit must be limited to a maximum of 25 mA and the total package limited to 200 mA due to internal busing limits.

<sup>[3]</sup> The value is verified by characterization.

# 13. Dynamic characteristics

Table 9. Dynamic characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		rd mode ·bus	Fast mode I <sup>2</sup>	C-bus		de Plus bus	Unit
			Min	Max	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition		4.0	-	0.6	-	0.26	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time		0	-	0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time[1]		0.3	3.45	0.1	0.9	0.05	0.45	μS
t <sub>VD;DAT</sub>	data valid time[2]		300	-	50	-	50	450	ns
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	50	-	ns
$t_{LOW}$	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μS
t <sub>f</sub>	fall time of both SDA and SCL signals	[4][5]	-	300	20 + 0.1C <sub>b</sub> [3]	300	-	120	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [3]	300	-	120	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter <sup>[6]</sup>		-	50	-	50	-	50	ns
Port timi	ing; $C_L \le 100 \text{ pF (see } \frac{\text{Figure } \text{?}}{\text{Model}}$	13 and <u>Figure 14</u> )							
$t_{v(Q)}$	data output valid time		-	4	-	4	-	4	μS
t <sub>su(D)</sub>	data input set-up time		0	-	0	-	0	-	μS
t <sub>h(D)</sub>	data input hold time		4	-	4	-	4	-	μS
Interrupt	t timing; $C_L \le 100 \text{ pF}$ (see $\underline{\text{Fig}}$	ure 13 and Figure	<u>14</u> )						
$t_{v(D)}$	data input valid time		-	4	-	4	-	4	μS
t <sub>d(rst)</sub>	reset delay time		-	4	-	4	-	4	μS

<sup>[1]</sup>  $t_{VD:ACK}$  = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.


<sup>[2]</sup>  $t_{VD:DAT}$  = minimum time for SDA data out to be valid following SCL LOW.

<sup>[3]</sup> C<sub>b</sub> = total capacitance of one bus line in pF.

<sup>[4]</sup> A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.

<sup>[5]</sup> The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.

<sup>[6]</sup> Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.



# 14. Package outline





Fig 23. Package outline SOT758-1 (HVQFN16)

#### SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT162-1	075E03	MS-013			<del>99-12-27</del> 03-02-19	

Fig 24. Package outline SOT162-1 (SO16)

PCA9674\_PCA9674A\_5 © NXP B.V. 2009. All rights reserved.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFERENCES				ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				<del>-99-12-27</del> 03-02-18	

Fig 25. Package outline SOT403-1 (TSSOP16)

PCA9674\_PCA9674A\_5 © NXP B.V. 2009. All rights reserved.

#### SSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm

SOT266-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.5	0.15 0	1.4 1.2	0.25	0.32 0.20	0.20 0.13	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.45	0.65 0.45	0.2	0.13	0.1	0.48 0.18	10° 0°

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE VERSION		REFER	ENCES	EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT266-1		MO-152			<del>-99-12-27</del> 03-02-19

Fig 26. Package outline SOT266-1 (SSOP20)

# 15. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in JESD625-A or equivalent standards.

# 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

#### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages. packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- · Lead-free soldering versus SnPb soldering

#### 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

#### 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 27</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 10 and 11

Table 10. SnPb eutectic process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			

Table 11. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm³)					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 27.



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

# 17. Abbreviations

Table 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
GPIO	General Purpose Input/Output
HBM	Human Body Model
LED	Light Emitting Diode
IC	Integrated Circuit
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
ID	Identification
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PLC	Programmable Logic Controller
PWM	Pulse Width Modulation
SMBus	System Management Bus

# 18. Revision history

#### Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9674_PCA9674A_5	20090615	Product data sheet	-	PCA9674_PCA9674A_4
Modifications:	<ul> <li>Table not</li> </ul>	ic characteristics": e [1] re-written.		
	<ul> <li>Table not</li> </ul>	e [3] re-written.		
PCA9674_PCA9674A_4	20090303	Product data sheet	-	PCA9674_PCA9674A_3
PCA9674_PCA9674A_3	20070907	Product data sheet	-	PCA9674_PCA9674A_2
PCA9674_PCA9674A_2	20061012	Product data sheet	-	PCA9674_PCA9674A_1
PCA9674_PCA9674A_1	20060905	Objective data sheet	-	-

### 19. Legal information

#### 19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 19.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 19.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication bereof

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

 ${f l^2C ext{-bus}}$  — logo is a trademark of NXP B.V.

#### 20. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# 21. Contents

1	General description	1
2	Features	1
3	Applications	2
4	Ordering information	
5	Block diagram	
6	Pinning information	4
6.1	Pinning	
6.2	Pin description	
7	Functional description	6
7.1	Device address	6
7.1.1	Address maps	
7.2	Software Reset Call, and device ID addresses	
7.2.1	Software Reset	11
7.2.2	Device ID (PCA9674/74A ID field)	12
8	3	13
8.1		13
8.2		13
8.3		14
8.4		15 15
8.5	Interrupt output (INT)	_
9		16
9.1		16
9.1.1 9.2		16 16
9.2	System configuration	17
9.3 10		18
10.1	11 9	
10.1		18 18
10.2		19
12	_	
		20
13	-,	21
14	· uoilugo ouillio i i i i i i i i i i i i i i i i i	23
15		27
16	3 - 1	27
16.1	Introduction to soldering	27
16.2	3	27
16.3	· · · · · · · · · · · · · · · · · · ·	27
16.4	· · · · · · · · · · · · · · · · · · ·	28
17		29
18	,	30
19	Legal information	31
19.1		31
19.2		31
19.3	Disclaimers	31

19.4	Irademarks	31
20	Contact information	31
21	Contents	32

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

