

Nonvolatile Memory, Dual 1024-Position Digital Potentiometer

AD5235

FEATURES

Dual-channel, 1024-position resolution 25 k Ω , 250 k Ω nominal resistance Low temperature coefficient: 35 ppm/°C Nonvolatile memory stores wiper settings Permanent memory write protection Wiper setting readback **Resistance tolerance stored in EEMEM** Predefined linear increment/decrement instructions Predefined ±6 dB/step log taper increment/decrement instructions SPI® compatible serial interface 3 V to 5 V single supply or ±2.5 V dual supply 26 bytes extra nonvolatile memory for user-defined information 100-year typical data retention, $T_A = 55^{\circ}C$ **Power-on refreshed with EEMEM settings**

ANALOG DEVICES

APPLICATIONS

DWDM laser diode driver, optical supervisory systems Mechanical potentiometer replacement Instrumentation: gain, offset adjustment Programmable voltage to current conversion Programmable filters, delays, time constants Programmable power supply Low resolution DAC replacement Sensor calibration

GENERAL DESCRIPTION

The AD5235 is a dual-channel, nonvolatile memory,¹ digitally controlled potentiometer² with 1024-step resolution. The device performs the same electronic adjustment function as a mechanical potentiometer with enhanced resolution, solid state reliability, and superior low temperature coefficient performance. The AD5235's versatile programming via an SPI compatible serial interface allows 16 modes of operation and adjustment including scratchpad programming, memory storing and restoring, increment/decrement, ±6 dB/step log taper adjustment, wiper setting readback, and extra EEMEM for user-defined information such as memory data for other components, look-up table, or system identification information.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

In the scratchpad programming mode, a specific setting can be programmed directly to the RDAC² register, which sets the resistance between Terminals W–A and W–B. This setting can be stored into the EEMEM and is restored automatically to the RDAC register during system power-on.

The EEMEM content can be restored dynamically or through external \overline{PR} strobing, and a \overline{WP} function protects EEMEM contents. To simplify the programming, the independent or simultaneous linear-step increment or decrement commands can be used to move the RDAC wiper up or down, one step at a time. For logarithmic ±6 dB changes in wiper setting, the left or right bit shift command can be used to double or half the RDAC wiper setting.

AD5235 patterned resistance tolerance is stored in the EEMEM. The actual end-to-end resistance can, therefore, be known by the host processor in readback mode. The host can execute the appropriate resistance step through a software routine that simplifies open-loop applications as well as precision calibration and tolerance matching applications.

The AD5235 is available in a thin TSSOP-16 package. The part is guaranteed to operate over the extended industrial temperature range of -40° C to $+85^{\circ}$ C.

¹ The terms nonvolatile memory and EEMEM are used interchangeably. ² The terms digital potentiometer and RDAC are used interchangeably. ³ R_{AB} tolerance.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703
 © 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

| Specifications |
|---|
| Electrical Characteristics—25 k $\Omega, 250$ k Ω Versions |
| Interface Timing Characteristics—25 kΩ, 250 kΩ Versions 5 |
| Timing Diagrams |
| Absolute Maximum Ratings |
| ESD Caution7 |
| Pin Configuration and Function Descriptions |
| Typical Performance Characteristics |
| Test Circuits |
| Theory of Operation |
| Scratchpad and EEMEM Programming14 |
| Basic Operation14 |
| EEMEM Protection |
| Digital Input/Output Configuration15 |
| Serial Data Interface15 |
| Daisy-Chain Operation15 |
| Terminal Voltage Operating Range16 |
| Advanced Control Modes |
| RDAC Structure |
| Programming the Variable Resistor |
| Programming the Potentiometer Divider |
| Programming Examples |

| AD5235EVAL Evaluation Kit | . 21 |
|---|------|
| Applications | . 22 |
| Bipolar Operation from Dual Supplies | . 22 |
| Gain Control Compensation | . 22 |
| High Voltage Operation | . 22 |
| DAC | . 22 |
| Bipolar Programmable Gain Amplifier | . 23 |
| 10-Bit Bipolar DAC | . 23 |
| Programmable Voltage Source with Boosted Output | . 23 |
| Programmable Current Source | . 24 |
| Programmable Bidirectional Current Source | . 24 |
| Programmable Low-Pass Filter | . 24 |
| Programmable Oscillator | . 25 |
| Optical Transmitter Calibration with ADN2841 | . 25 |
| Resistance Scaling | . 26 |
| Resistance Tolerance, Drift, and Temperature Coefficient Mismatch Considerations | . 26 |
| RDAC Circuit Simulation Model | . 27 |
| Outline Dimensions | . 28 |
| Ordering Guide | . 28 |

REVISION HISTORY

7/04—Data Sheet Changed from REV. A to REV. B

| Updated Formatting Universal |
|--|
| Edits to Features, General Description, and Block Diagram1 |
| Changes to Specifications |
| Replaced Timing Diagrams |
| Changes to Absolute Maximum Ratings7 |
| Changes to Pin Function Descriptions |
| Changes to Typical Performance Characteristics9 |
| Additional Test Circuit (Figure 36)9 |

| Edits to Theory of Operation | .14 |
|--|-----|
| Edits to Applications | .23 |
| Updated Outline Dimensions | .27 |
| 8/02—Data Sheet Changed from REV. 0 to REV. A | |
| Change to Features and General Description | 1 |
| Change to Specifications | 2 |
| Change to Calculating Actual End-to-End Terminal Resistance Section | .14 |

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—25 KΩ, 250 KΩ VERSIONS

 V_{DD} = 3 V to 5.5 V, V_{SS} = 0 V, V_{A} = $V_{\text{DD}}, V_{\text{B}}$ = 0 V, $-40^{\circ}C < T_{\text{A}} < +85^{\circ}C$, unless otherwise noted.

The part can be operated at 2.7 V single supply, except from 0° C to -40° C, where a minimum of 3 V is needed.

Table 1.

| Parameter | Symbol | Conditions | Min | Typ1 | Мах | Unit |
|---|---|---|-------|------|-----------------|-------|
| DC CHARACTERISTICS-RHEOSTAT MO | DE (All RDACs) | | | | | |
| Resistor Differential Nonlinearity ² | R-DNL | R _{WB} | -2 | | +2 | LSB |
| Resistor Integral Nonlinearity ² | R-INL | R _{wb} | -4 | | +4 | LSB |
| Nominal Resistor Tolerance | $\Delta R_{AB}/R_{AB}$ | Dx = 0x3FF | -30 | | +30 | % |
| Resistance Temperature Coefficient | $(\Delta R_{AB}/R_{AB})/\Delta T \times 10^{6}$ | | | 35 | | ppm/° |
| Wiper Resistance | Rw | $I_W = 1 V/R_{WB}, V_{DD} = 5 V,$ Code = 0x200 | | 50 | 100 | Ω |
| | | $I_W = 1 \text{ V/R}_{WB}, V_{DD} = 3 \text{ V},$ Code = 0x200 | | 200 | | Ω |
| Channel Resistance Matching | RAB1/RAB2 | Ch 1 and 2 R_{WB} , Dx = 0x3FF | | ±0.1 | | % |
| DC CHARACTERISTICS- POTENTIOMET | R DIVIDER MODE (All R | | | | | |
| Resolution | N . | | | | 10 | Bits |
| Differential Nonlinearity ³ | DNL | | -2 | | +2 | LSB |
| Integral Nonlinearity ³ | INL | | -4 | | +4 | LSB |
| Voltage Divider Temperature Coefficient | $(\Delta V_W/V_W)/\Delta T \times 10^6$ | Code = half-scale | | 15 | | ppm/° |
| Full-Scale Error | V _{WFSE} | Code = full scale | -6 | | 0 | LSB |
| Zero-Scale Error | V _{WZSE} | Code = zero scale | 0 | | 4 | LSB |
| RESISTOR TERMINALS | | | | | | |
| Terminal Voltage Range ⁴ | V А, В, W | | Vss | | V _{DD} | v |
| Capacitance ⁵ Ax, Bx | C _{A, B} | f = 1 MHz, measured to GND, | • 55 | 11 | • 00 | pF |
| | C A, B | Code = half-scale | | | | μ. |
| Capacitance⁵Wx | Cw | f = 1 MHz, measured to GND, | | 80 | | рF |
| | Civ | Code = half-scale | | 00 | | μ. |
| Common-Mode Leakage Current ^{5,6} | Ісм | $V_{\rm W} = V_{\rm DD}/2$ | | 0.01 | ±2 | μA |
| DIGITAL INPUTS AND OUTPUTS | -Cin | | | | | P. 1 |
| Input Logic High | VIH | With respect to GND, $V_{DD} = 5 V$ | 2.4 | | | v |
| Input Logic Low | VIL | With respect to GND, $V_{DD} = 5 V$ | 2 | | 0.8 | v |
| Input Logic High | VIH | With respect to GND, $V_{DD} = 3 V$ With respect to GND, $V_{DD} = 3 V$ | 2.1 | | 0.0 | v |
| Input Logic Low | VIL | With respect to GND, $V_{DD} = 3 V$ | 2.1 | | 0.6 | v |
| Input Logic High | VIH | With respect to GND, $V_{DD} = 3$ V With respect to GND, $V_{DD} =$ | 2.0 | | 0.0 | v |
| input Logic High | VIH | $+2.5 \text{ V}, \text{ V}_{ss} = -2.5 \text{ V}$ | 2.0 | | | v |
| Input Logic Low | VIL | With respect to GND, $V_{DD} =$ +2.5 V, $V_{SS} = -2.5$ V | | | 0.5 | V |
| Output Logic High (SDO, RDY) | V _{он} | $R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to 5 V}$ (see Figure 25) | 4.9 | | | V |
| Output Logic Low | Vol | $I_{OL} = 1.6 \text{ mA}, V_{LOGIC} = 5 \text{ V}$ (see Figure 25) | | | 0.4 | V |
| Input Current | lı. | $V_{IN} = 0 V \text{ or } V_{DD}$ | | | ±2.25 | μA |
| Input Capacitance⁵ | C _{IL} | | | 5 | | pF |
| POWER SUPPLIES | | | | | | |
| Single-Supply Power Range | V _{DD} | $V_{ss} = 0 V$ | 3.0 | | 5.5 | v |
| Dual-Supply Power Range | V _{DD} /V _{SS} | | ±2.25 | | ±2.75 | v |
| Positive Supply Current | I _{DD} | $V_{IH} = V_{DD}$ or $V_{IL} = GND$, $T_A = 25^{\circ}C$ | | 2 | 4.5 | μA |
| | IDD | $V_{IH} = V_{DD} \text{ or } V_{IL} = GND$ | | 3.5 | 6.0 | μA |
| Negative Supply Current | I _{SS} | $V_{IH} = V_{DD} \text{ or } V_{IL} = GND,$ $V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$ | | 3.5 | 6.0 | μA |

| Parameter | Symbol | Conditions | Min | Typ ¹ | Max | Unit |
|---|-------------------------|--|------|------------------|------|-------|
| EEMEM Store Mode Current | I _{DD} (store) | $\label{eq:VIH} \begin{split} V_{IH} &= V_{DD} \text{ or } V_{IL} = GND, \\ V_{SS} &= GND, I_{SS} \approx 0 \end{split}$ | | 35 | | mA |
| | Iss (store) | $V_{DD} = +2.5 V$, $V_{SS} = -2.5 V$ | | -35 | | mA |
| EEMEM Restore Mode Current ⁷ | IDD (restore) | $\label{eq:VIH} \begin{split} V_{IH} &= V_{DD} \text{ or } V_{IL} = GND, \\ V_{SS} &= GND, I_{SS} \approx 0 \end{split}$ | 0.3 | 3 | 9 | mA |
| | Iss (restore) | $V_{DD} = +2.5 V$, $V_{SS} = -2.5 V$ | -0.3 | -3 | -9 | mA |
| Power Dissipation ⁸ | P _{DISS} | $V_{IH} = V_{DD} \text{ or } V_{IL} = GND$ | | 18 | 50 | μW |
| Power Supply Sensitivity⁵ | Pss | $\Delta V_{\text{DD}} = 5 \text{ V} \pm 10\%$ | | 0.002 | 0.01 | %/% |
| DYNAMIC CHARACTERISTICS ^{5, 9} | | | | | | |
| Bandwidth | BW | $-3 \text{ dB}, \text{V}_{\text{DD}}/\text{V}_{\text{SS}} = \pm 2.5 \text{ V},$ $\text{R}_{\text{AB}} = 25 \text{ k}\Omega/250 \text{ k}\Omega$ | | 125/12 | | kHz |
| Total Harmonic Distortion | THDw | $V_A = 1 V rms$, $V_B = 0 V$, $f = 1 kHz$ | | 0.05 | | % |
| | | $\label{eq:VA} \begin{split} V_{A} &= 1 \; V \; rms, V_{B} = 0 \; V, f = 1 \; kHz, \\ R_{AB} &= 50 \; k\Omega, 100 \; k\Omega \end{split}$ | | 0.045 | | % |
| V _w Settling Time | ts | $ \begin{array}{l} V_A = V_{DD}, V_B = 0 \ V, \\ V_W = 0.50\% \ error \ band, \\ Code \ 0x000 \ to \ 0x200, \\ R_{AB} = 25 \ k\Omega/250 \ k\Omega \end{array} $ | | 4/36 | | μs |
| Resistor Noise Density | en_wb | $R_{AB} = 25 \text{ k}\Omega/250 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ | | 20/64 | | nV/√H |
| Crosstalk (Cw1/Cw2) | Cτ | $V_A = V_{DD}$, $V_B = 0$ V, measured V_{W1} with V_{W2} making full-scale change | | 90/21 | | nV-s |
| Analog Crosstalk | Ста | $\begin{split} V_{DD} = V_{A1} = +2.5 \ V, \ V_{SS} = V_{B1} = \\ -2.5 \ V, \ measured \ V_{w1} with \ V_{W2} = \\ 5 \ V \ p-p \ @ \ f = 1 \ kHz, \ Code \ 1 = \\ 0x200, \ Code \ 2 = 0x3FF, \\ R_{AB} = 25 \ k\Omega/250 \ k\Omega \end{split}$ | | -81/-62 | | dB |

¹ Typicals represent average readings at 25°C and $V_{DD} = 5$ V.

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions.

R-DNL measures the relative step change from ideal between successive tap positions. $I_W \sim 50 \ \mu A$ for $V_{DD} = 2.7 \ V$ and $I_W \sim 400 \ \mu A$ for $V_{DD} = 5 \ V$ (see Figure 25). ³ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = V_{SS}$. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions (see Figure 26).

⁴ Resistor Terminals A, B, and W have no limitations on polarity with respect to each other. Dual-supply operation enables ground-referenced bipolar signal adjustment. ⁵ Guaranteed by design and not subject to production test.
 ⁶ Common-mode leakage current is a measure of the dc leakage from any Terminal B–W to a common-mode bias level of V_{DD}/2.

⁷ EEMEM restore mode current is not continuous. Current consumed while EEMEM locations are read and transferred to the RDAC register (see Figure 22). To minimize power dissipation, a NOP, Instruction 0 (0x0) should be issued immediately after Instruction 1 (0x1).

⁸ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS})$.

 9 All dynamic characteristics use V_{DD} = +2.5 V and V_{SS} = -2.5 V.

INTERFACE TIMING AND EEMEM RELIABILITY CHARACTERISTICS—25 KΩ, 250 KΩ VERSIONS

Guaranteed by design and not subject to production test.

See the Timing Diagrams section for the location of measured values. All input control voltages are specified with $t_R = t_F = 2.5$ ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using both $V_{DD} = 3$ V and 5 V.

| Parameter | Symbol | Conditions | Min | Typ ¹ | Max | Unit |
|---|------------------------|--|-----|------------------|-----|--------|
| Clock Cycle Time (t _{CYC}) | t1 | | 20 | | | ns |
| CS Setup Time | t ₂ | | 10 | | | ns |
| CLK Shutdown Time to CS Rise | t ₃ | | 1 | | | tcyc |
| Input Clock Pulse Width | t4, t5 | Clock level high or low | 10 | | | ns |
| Data Setup Time | t ₆ | From positive CLK transition | 5 | | | ns |
| Data Hold Time | t7 | From positive CLK transition | 5 | | | ns |
| CS to SDO-SPI Line Acquire | t ₈ | | | | 40 | ns |
| CS to SDO-SPI Line Release | t9 | | | | 50 | ns |
| CLK to SDO Propagation Delay ² | t 10 | $R_P = 2.2 \text{ k}\Omega, C_L < 20 \text{ pF}$ | | | 50 | ns |
| CLK to SDO Data Hold Time | t ₁₁ | $R_P = 2.2 \text{ k}\Omega, C_L < 20 \text{ pF}$ | 0 | | | ns |
| CS High Pulse Width ³ | t ₁₂ | | 10 | | | ns |
| CS High to CS High ³ | t13 | | 4 | | | tcyc |
| RDY Rise to \overline{CS} Fall | t ₁₄ | | 0 | | | ns |
| CS Rise to RDY Fall Time | t 15 | | | 0.15 | 0.3 | ms |
| Store/Read EEMEM Time ⁴ | t ₁₆ | Applies to instructions 0x2, 0x3, and 0x9 | | 30 | | ms |
| CS Rise to Clock Rise/Fall Setup | t ₁₇ | | 10 | | | ns |
| Preset Pulse Width (Asynchronous) | t _{PRW} | Not shown in timing diagram | 50 | | | ns |
| Preset Response Time to Wiper Setting | t _{PRESP} | PR pulsed low to refresh wiper positions | | 140 | | μs |
| Power-On EEMEM Restore Time | t _{EEMEM1} | | | 140 | | μs |
| FLASH/EE MEMORY RELIABILITY | | | | | | |
| Endurance⁵ | | | 100 | | | kCycle |
| Data Retention ⁶ | | | | 100 | | Years |

¹ Typicals represent average readings at 25°C and $V_{DD} = 5$ V.


 2 Propagation delay depends on the value of $V_{\text{DD}},R_{\text{PULL-UP}},\text{and }C_{\text{L}}.$

³ Valid for commands that do not activate the RDY pin.

⁴ RDY pin low only for Instructions 2, 3, 8, 9, 10, and the \overline{PR} hardware pulse: CMD_8 ~ 1 ms; CMD_9, 10 ~ 0.1 ms; CMD_2, 3 ~ 20 ms. Device operation at T_A = -40°C and V_{DD} < 3 V extends the save time to 35 ms.

⁵ Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at -40°C, +25°C, and +85°C; typical endurance at +25°C is 700,000 cycles. ⁶ Retention lifetime equivalent at junction temperature (T_j) = 55°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates with junction temperature in the Flash/EE memory.

TIMING DIAGRAMS



*NOTE: EXTRA BIT THAT IS NOT DEFINED, BUT NORMALLY LSB OF CHARACTER PREVIOUSLY TRANSMITTED. THE CPOL = 1 MICROCONTROLLER COMMAND ALIGNS THE INCOMING DATA TO THE POSITIVE EDGE OF THE CLOCK.

Figure 2. CPHA = 1 Timing Diagram




Figure 3. CPHA = 0 Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 3.

| ParameterRating V_{DD} to GND $-0.3 V, +7 V$ V_{SS} to GND $+0.3 V, -7 V$ V_{DD} to V_{SS} $7 V$ V_{DD} to V_{SS} $7 V$ $V_{A,} V_{B,} V_{W}$ to GND $V_{SS} - 0.3 V, V_{DD} + 0.3 V$ I_A, I_B, I_W $\pm 20 \text{ mA}$ Pulsed1 $\pm 20 \text{ mA}$ Continuous $\pm 2 \text{ mA}$ Digital Input and Output Voltage to GND $-0.3 V, V_{DD} + 0.3 V$ Operating Temperature Range2 $-40^{\circ}C$ to $+85^{\circ}C$ Maximum Junction Temperature (T_J max) $150^{\circ}C$ Storage Temperature $-65^{\circ}C$ to $+150^{\circ}C$ Lead Temperature, Soldering $215^{\circ}C$ Napor Phase (60 s) $215^{\circ}C$ Infrared (15 s) $220^{\circ}C$ Thermal Resistance Junction-to-Ambient $9_{JA,T}SSOP-16$ Thermal Resistance Junction-to-Case θ_{JCr} $28^{\circ}C/W$ TSOP-16 T_{A}/P_{JA} | 1.0010-01 | |
|---|---|--|
| Vss to GND+0.3 V, -7 VV_{DD} to Vss7 VV_A, V_B, Vw to GNDVss - 0.3 V, V_{DD} + 0.3 VIA, IB, Iw $\pm 20 \text{ mA}$ Pulsed1 $\pm 20 \text{ mA}$ Continuous $\pm 2 \text{ mA}$ Digital Input and Output Voltage to GND -0.3 V, V_{DD} + 0.3 VOperating Temperature Range2 -40°C to $+85^{\circ}\text{C}$ Maximum Junction Temperature (TJ max)150°CStorage Temperature -65°C to $+150^{\circ}\text{C}$ Lead Temperature, Soldering215°CVapor Phase (60 s)215°CInfrared (15 s)220°CThermal Resistance Junction-to-Ambient $\theta_{JA,T}TSSOP-16$ Thermal Resistance Junction-to-Case θ_{JCr} 28°C/W | Parameter | Rating |
| $ \begin{array}{lll} V_{DD} \mbox{ to } V_{SS} & 7 \ V \\ V_{A,} \ V_{B,} \ V_{w} \ \mbox{ to } GND & V_{SS} - 0.3 \ V, \ V_{DD} + 0.3 \ V \\ I_{A,} \ I_{B,} \ I_{W} & & \\ Pulsed^1 & \pm 20 \ mA \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $ | V _{DD} to GND | –0.3 V, +7 V |
| VA, VB, VW to GNDVSS - 0.3 V, VDD + 0.3 VIA, IB, IW $\pm 20 \text{ mA}$ Pulsed1 $\pm 20 \text{ mA}$ Continuous $\pm 2 \text{ mA}$ Digital Input and Output Voltage to GND $-0.3 V, V_{DD} + 0.3 V$ Operating Temperature Range2 -40°C to $+85^{\circ}\text{C}$ Maximum Junction Temperature (TJ max) 150°C Storage Temperature -65°C to $+150^{\circ}\text{C}$ Lead Temperature, Soldering 215°C Vapor Phase (60 s) 215°C Infrared (15 s) 220°C Thermal Resistance Junction-to-Ambient $9_{JA,T}$ TSSOP-16Thermal Resistance Junction-to-Case θ_{JCr} 28°C/W | Vss to GND | +0.3 V, -7 V |
| IA, IB, IW $\pm 20 \text{ mA}$ Pulsed1 $\pm 20 \text{ mA}$ Continuous $\pm 2 \text{ mA}$ Digital Input and Output Voltage to GND $-0.3 \text{ V}, V_{DD} + 0.3 \text{ V}$ Operating Temperature Range2 -40°C to $+85^{\circ}\text{C}$ Maximum Junction Temperature (TJ max) 150°C Storage Temperature -65°C to $+150^{\circ}\text{C}$ Lead Temperature, Soldering 215°C Vapor Phase (60 s) 215°C Infrared (15 s) 220°C Thermal Resistance Junction-to-Ambient 150°C/W $\theta_{JA,T}TSSOP-16$ 28°C/W | V _{DD} to V _{SS} | 7 V |
| Pulsed1 $\pm 20 \text{ mA}$ Continuous $\pm 2 \text{ mA}$ Digital Input and Output Voltage to GND $-0.3 \text{ V}, V_{DD} + 0.3 \text{ V}$ Operating Temperature Range2 -40°C to $+85^{\circ}\text{C}$ Maximum Junction Temperature (TJ max) 150°C Storage Temperature -65°C to $+150^{\circ}\text{C}$ Lead Temperature, Soldering 215°C Vapor Phase (60 s) 215°C Infrared (15 s) 220°C Thermal Resistance Junction-to-Ambient 150°C/W $\theta_{JA,}TSSOP-16$ 28°C/W | V _A , V _B , V _w to GND | Vss - 0.3 V, Vdd + 0.3 V |
| Continuous $\pm 2 \text{ mA}$ Digital Input and Output Voltage to GND $-0.3 \text{ V}, \text{V}_{DD} + 0.3 \text{ V}$ Operating Temperature Range2 -40°C to $+85^{\circ}\text{C}$ Maximum Junction Temperature (T _J max) 150°C Storage Temperature -65°C to $+150^{\circ}\text{C}$ Lead Temperature, Soldering 215°C Vapor Phase (60 s) 215°C Infrared (15 s) 220°C Thermal Resistance Junction-to-Ambient 150°C/W $\theta_{JA,}TSSOP-16$ 28°C/W | IA, IB, IW | |
| Digital Input and Output Voltage to GND $-0.3 V, V_{DD} + 0.3 V$ Operating Temperature Range2 -40° C to $+85^{\circ}$ CMaximum Junction Temperature (TJ max) 150° CStorage Temperature -65° C to $+150^{\circ}$ CLead Temperature, Soldering 215° CVapor Phase (60 s) 215° CInfrared (15 s) 220° CThermal Resistance Junction-to-Ambient $9_{JA,T}$ TSSOP-16Thermal Resistance Junction-to-Case θ_{JCr} 28° C/W | Pulsed ¹ | ±20 mA |
| Operating Temperature Range2 $-40^{\circ}C$ to $+85^{\circ}C$ Maximum Junction Temperature (TJ max) $150^{\circ}C$ Storage Temperature $-65^{\circ}C$ to $+150^{\circ}C$ Lead Temperature, Soldering $215^{\circ}C$ Vapor Phase (60 s) $215^{\circ}C$ Infrared (15 s) $220^{\circ}C$ Thermal Resistance Junction-to-Ambient $150^{\circ}C/W$ $\theta_{JA,T}TSSOP-16$ $28^{\circ}C/W$ Thermal Resistance Junction-to-Case θ_{JCr} $28^{\circ}C/W$ | Continuous | ±2 mA |
| Maximum Junction Temperature (T _J max) 150° CStorage Temperature -65° C to $+150^{\circ}$ CLead Temperature, Soldering 215° CVapor Phase (60 s) 215° CInfrared (15 s) 220° CThermal Resistance Junction-to-Ambient 150° C/W $\theta_{JA,T}$ TSSOP-16 150° C/WThermal Resistance Junction-to-Case θ_{JCr} 28° C/W | Digital Input and Output Voltage to GND | $-0.3 \text{ V}, \text{V}_{\text{DD}} + 0.3 \text{ V}$ |
| Storage Temperature $-65^{\circ}C$ to $+150^{\circ}C$ Lead Temperature, Soldering215^{\circ}CVapor Phase (60 s)215^{\circ}CInfrared (15 s)220^{\circ}CThermal Resistance Junction-to-Ambient150^{\circ}C/W $\theta_{JA,}TSSOP-16$ 28^{\circ}C/WThermal Resistance Junction-to-Case θ_{JC} ,28^{\circ}C/W | Operating Temperature Range ² | -40°C to +85°C |
| Lead Temperature, SolderingVapor Phase (60 s)215°CInfrared (15 s)220°CThermal Resistance Junction-to-Ambient150°C/Wθ _{JA} ,TSSOP-1628°C/WThermal Resistance Junction-to-Case θ _{JC} , TSSOP-1628°C/W | Maximum Junction Temperature (TJ max) | 150°C |
| Vapor Phase (60 s)215°CInfrared (15 s)220°CThermal Resistance Junction-to-Ambient150°C/W $θ_{JA,}TSSOP-16$ 28°C/WThermal Resistance Junction-to-Case $θ_{JC}$,28°C/W | Storage Temperature | –65°C to +150°C |
| Infrared (15 s)220°CThermal Resistance Junction-to-Ambient $150°C/W$ $\theta_{JA,T}SSOP-16$ $28°C/W$ Thermal Resistance Junction-to-Case θ_{JCr} $28°C/W$ | Lead Temperature, Soldering | |
| Thermal Resistance Junction-to-Ambient150°C/WθJA,TSSOP-1628°C/WThermal Resistance Junction-to-Case θJC, TSSOP-1628°C/W | Vapor Phase (60 s) | 215°C |
| θ _{JA} ,TSSOP-16 Thermal Resistance Junction-to-Case θ _{JC} , 28°C/W TSSOP-16 | Infrared (15 s) | 220°C |
| Thermal Resistance Junction-to-Case θ _{JC} , 28°C/W TSSOP-16 | | 150°C/W |
| Package Power Dissipation $(T_J \max - T_A)/\theta_{JA}$ | Thermal Resistance Junction-to-Case θ_{JC} , | 28°C/W |
| | Package Power Dissipation | $(T_J max - T_A)/\theta_{JA}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

¹ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

² Includes programming of nonvolatile memory.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|-----------------|--|
| 1 | CLK | Serial Input Register Clock. Shifts in one bit at a time on positive clock edges. |
| 2 | SDI | Serial Data Input. Shifts in one bit at a time on positive clock CLK edges. MSB loads first. |
| 3 | SDO | Serial Data Output. Serves readback and daisy-chain functions. |
| | | Commands 9 and 10 activate the SDO output for the readback function, delayed by 24 or 25 clock pulses, depending on the clock polarity before and after the data-word (see Figure 2, Figure 3, and Table 7). |
| | | In other commands, the SDO shifts out the previously loaded SDI bit pattern, delayed by 24 or 25 clock pulses depending on the clock polarity (see Figure 2 and Figure 3). This previously shifted-out SDI can be used for daisy-chaining multiple devices. |
| | | Whenever SDO is used, a pull-up resistor in the range of 1 k Ω to 10 k Ω is needed. |
| 4 | GND | Ground Pin, Logic Ground Reference. |
| 5 | Vss | Negative Supply. Connect to 0 V for single-supply applications. If V _{ss} is used in dual supply, it must be able to sink 35 mA for 30 ms when storing data to EEMEM. |
| 6 | A1 | Terminal A of RDAC1. |
| 7 | W1 | Wiper terminal of RDAC1. ADDR(RDAC1) = $0x0$. |
| 8 | B1 | Terminal B of RDAC1. |
| 9 | B2 | Terminal B of RDAC2. |
| 10 | W2 | Wiper terminal of RDAC2. ADDR(RDAC2) = $0x1$. |
| 11 | A2 | Terminal A of RDAC2. |
| 12 | V _{DD} | Positive Power Supply. |
| 13 | WP | Optional Write Protect. When active low, \overline{WP} prevents any changes to the present contents, except \overline{PR} strobe. CMD_1 and COMD_8 refresh the RDAC register from EEMEM. Execute a NOP instruction before returning to \overline{WP} high. Tie \overline{WP} to V_{DD} , if not used. |
| 14 | PR | Optional Hardware Override Preset. Refreshes the scratchpad register with current contents of the EEMEM register. Factory default loads midscale 512 ₁₀ until EEMEM is loaded with a new value by the user. PR is activated at the logic high transition. Tie PR to V _{DD} , if not used. |
| 15 | CS | Serial Register Chip Select Active Low. Serial register operation takes place when CS returns to logic high. |
| 16 | RDY | Ready. Active-high open-drain output. Identifies completion of Instructions 2, 3, 8, 9, 10, and PR. |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. INL vs. Code, $T_A = -40^{\circ}$ C, $+25^{\circ}$ C, $+85^{\circ}$ C Overlay, $R_{AB} = 25 \text{ k}\Omega$




Figure 6. DNL vs. Code, $T_A = -40^{\circ}C$, $+25^{\circ}C$, $+85^{\circ}C$ Overlay, $R_{AB} = 25 k\Omega$




Figure 7. R-INL vs. Code, $T_A = -40^{\circ}$ C, +25°C, +85°C Overlay, $R_{AB} = 25 k\Omega$






Figure 8. R-DNL vs. Code, $T_A = -40^{\circ}C$, $+25^{\circ}C$, $+85^{\circ}C$ Overlay, $R_{AB} = 25 k\Omega$









Figure 10. ($\Delta R_{WB}/R_{WB}$)/ $\Delta T \times 10^{6}$ Rheostat Mode Tempco

02816-B-010



02816-B-015

100k

02816-B-016

1M

02816-B-017

1M




Figure 17. Gain vs. Frequency vs. Code, $R_{AB} = 250 \text{ k}\Omega$ (Figure 31)






Figure 18. PSRR vs. Frequency









Figure 20. Midscale Glitch Energy, $R_{AB} = 25 k\Omega$, Code 0x200 to 0x1FF







Figure 21. Midscale Glitch Energy, $R_{AB} = 250 k\Omega$, Code 0x200 to 0x1FF

Figure 22. I_{DD} vs. Time when Storing Data to EEMEM

Rev. B | Page 11 of 28



TEST CIRCUITS

Figure 25 to Figure 35 define the test conditions used in the Specifications section.




Figure 25. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 26. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 27. Wiper Resistance




Figure 28. Power Supply Sensitivity (PSS, PSRR)




Figure 29. Inverting Gain




Figure 30. Noninverting Gain




Figure 31. Gain vs. Frequency




Figure 32. Incremental On Resistance




Figure 33. Common-Mode Leakage Current




Figure 35. Load Circuit for Measuring V_{OH} and V_{OL} (The diode bridge test circuit is equivalent to the application circuit with $R_{PULL-UP}$ of 2.2 k Ω .)

THEORY OF OPERATION

The AD5235 digital potentiometer is designed to operate as a true variable resistor. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register, allowing unlimited changes of resistance settings. The scratchpad register can be programmed with any position setting using the standard SPI serial interface by loading the 24-bit data-word. In the format of the data-word, the first four bits are commands, the following four bits are addresses, and the last 16 bits are data. Once a specified value is set, this value can be stored in a corresponding EEMEM register. During subsequent power-up, the wiper setting is automatically loaded to that value.

Storing data to EEMEM takes about 25 ms and consumes approximately 35 mA. During this time, the shift register is locked, preventing any changes from taking place. The RDY pin pulses low to indicate the completion of this EEMEM storage. There are also 13 addresses with two bytes each of user-defined data that can be stored in EEMEM.

The following instructions facilitate the user's programming needs (see Table 7 for details):

- 0. Do nothing.
- 1. Restore EEMEM content to RDAC.
- 2. Store RDAC setting to EEMEM.
- 3. Store RDAC setting or user data to EEMEM.
- 4. Decrement 6 dB.
- 5. Decrement all 6 dB.
- 6. Decrement one step.
- 7. Decrement all one step.
- 8. Reset EEMEM content to RDAC.
- 9. Read EEMEM content from SDO.
- 10. Read RDAC wiper setting from SDO.
- 11. Write data to RDAC.
- 12. Increment 6 dB.
- 13. Increment all 6 dB.
- 14. Increment one step.
- 15. Increment all one step.

Table 14 to Table 20 provide programming examples that use some of these commands.

SCRATCHPAD AND EEMEM PROGRAMMING

The scratchpad RDAC register directly controls the position of the digital potentiometer wiper. For example, when the scratchpad register is loaded with all zeros, the wiper is connected to Terminal B of the variable resistor. The scratchpad register is a standard logic register with no restriction on the number of changes allowed, but the EEMEM registers have a program erase/write cycle limitation.

BASIC OPERATION

The basic mode of setting the variable resistor wiper position (programming the scratchpad register) is accomplished by loading the serial data input register with Instruction 11 (0xB), Address 0, and the desired wiper position data. When the proper wiper position is determined, the user can load the serial data input register with Instruction 2 (0x2), which stores the wiper position data in the EEMEM register. After 25 ms, the wiper position is permanently stored in nonvolatile memory.

Table 5 provides a programming example listing the sequence of serial data input (SDI) words with the serial data output appearing at the SDO pin in hexadecimal format.

Table 5. Write and Store RDAC Settings to EEMEM Registers

| Registers | | |
|-----------|----------|--|
| SDI | SDO | Action |
| 0xB00100 | 0xXXXXXX | Writes data 0x100 to the RDAC1 register, Wiper W1 moves to 1/4 full- scale position. |
| 0x20XXXX | 0xB00100 | Stores RDAC1 register content into the EEMEM1 register. |
| 0xB10200 | 0x20XXXX | Writes 0x200 data into the RDAC2 register, Wiper W2 moves to 1/2 full- scale position. |
| 0x21XXXX | 0xB10200 | Stores RDAC2 register contents into EEMEM2 register. |

At system power-on, the scratchpad register is automatically refreshed with the value previously stored in the corresponding EEMEM register. The factory-preset EEMEM value is midscale. The scratchpad register can also be refreshed with the contents of the EEMEM register in three different ways. First, executing Instruction 1 (0x1) restores the corresponding EEMEM value. Second, executing Instruction 8 (0x8) resets both channels' EEMEM values. Finally, pulsing the PR pin refreshes both EEMEM settings. Operating the hardware control PR function requires a complete pulse signal. When PR goes low, the internal logic sets the wiper at midscale. The EEMEM value is not loaded until PR returns high.

EEMEM PROTECTION


The write protect (\overline{WP}) pin disables any changes to the scratchpad register contents, except for the EEMEM setting, which can still be restored using Instruction 1, Instruction 8, and the \overline{PR} pulse. Therefore, \overline{WP} can be used to provide a hardware EEMEM protection feature. To disable \overline{WP} , it is recommended to execute a NOP instruction before returning \overline{WP} to logic high.


DIGITAL INPUT/OUTPUT CONFIGURATION

All digital inputs are ESD protected, high input impedance that can be driven directly from most digital sources. Active at logic low, \overline{PR} and \overline{WP} must be tied to V_{DD} , if they are not used. No internal pull-up resistors are present on any digital input pins. To avoid floating digital pins that might cause false triggering in a noisy environment, pull-up resistors should be added. This is applicable when the device is detached from the driving source once it is programmed.

The SDO and RDY pins are open-drain digital outputs that need pull-up resistors only if these functions are used. To optimize the speed and power trade-off, use 2.2 k Ω pull-up resistors.

The equivalent serial data input and output logic is shown in Figure 36. The open-drain output SDO is disabled whenever chip-select \overline{CS} is in logic high. ESD protection of the digital inputs is shown in Figure 37 and Figure 38.








Figure 37. Equivalent ESD Digital Input Protection




Figure 38. Equivalent WP Input Protection

SERIAL DATA INTERFACE

The AD5235 contains a 4-wire SPI compatible digital interface (SDI, SDO, \overline{CS} , and CLK). The 24-bit serial data-word must be loaded with MSB first. The format of the word is shown in Table 6. The command bits (C0 to C3) control the operation of the digital potentiometer according to the command shown in Table 7. A0 to A3 are the address bits. A0 is used to address RDAC1 or RDAC2. Addresses 2 to 14 are accessible by users for extra EEMEM. Address 15 is reserved for factory usage. Table 9 provides an address map of the EEMEM locations. The data bits (D0 to D9) are the values for the RDAC registers. The data bits (D0 to D15) are the values for the EEMEM registers.

The AD5235 has an internal counter that counts a multiple of 24 bits (a frame) for proper operation. For example, AD5235 works with a 24-bit or 48-bit word, but it cannot work properly with a 23-bit or 25-bit word. In addition, AD5235 has a subtle feature that, if \overline{CS} is pulsed without CLK and SDI, the part repeats the previous command (except during power-up). As a result, care must be taken to ensure that no excessive noise exists in the CLK or \overline{CS} line that might alter the effective number-of-bits pattern. Also, to prevent data from mislocking (due to noise, for example), the counter resets, if the count is not a multiple of four when \overline{CS} goes high.

The SPI interface can be used in two slave modes: CPHA = 1, CPOL = 1 and CPHA = 0, CPOL = 0. CPHA and CPOL refer to the control bits that dictate SPI timing in the following MicroConverters and microprocessors: ADuC812/ADuC824, M68HC11, and MC68HC16R1/MC68HC 916R1.

DAISY-CHAIN OPERATION

The serial data output pin (SDO) serves two purposes. It can be used to read the contents of the wiper setting and EEMEM values using Instructions 10 and 9, respectively. The remaining instructions (0 to 8, 11 to 15) are valid for daisy-chaining multiple devices in simultaneous operations. Daisy-chaining minimizes the number of port pins required from the controlling IC (Figure 39). The SDO pin contains an open-drain N-Ch FET that requires a pull-up resistor, if this function is used. As shown in Figure 39, users need to tie the SDO pin of one package to the SDI pin of the next package. Users might need to increase the clock period, because the pull-up resistor

and the capacitive loading at the SDO–SDI interface might require additional time delay between subsequent devices.

When two AD5235s are daisy-chained, 48 bits of data are required. The first 24 bits (formatted 4-bit command, 4-bit address, and 16-bit data) go to U2, and the second 24 bits with the same format go to U1. The \overline{CS} should be kept low until all 48 bits are clocked into their respective serial registers. The \overline{CS} is then pulled high to complete the operation.




Figure 39. Daisy-Chain Configuration Using SDO

TERMINAL VOLTAGE OPERATING RANGE

The AD5235's positive V_{DD} and negative V_{SS} power supplies define the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminals A, B, and W that exceed V_{DD} or V_{SS} are clamped by the internal forward-biased diodes (see Figure 40).




Figure 40. Maximum Terminal Voltages Set by V_{DD} and V_{SS}

The ground pin of the AD5235 device is primarily used as a digital ground reference. To minimize the digital ground bounce, the AD5235 ground terminal should be joined remotely to the common ground (see Figure 41). The digital input control signals to the AD5235 must be referenced to the device ground pin (GND), and satisfy the logic level defined in the Specifications section. An internal level-shift circuit ensures that

the common-mode voltage range of the three terminals extends from V_{SS} to $V_{\text{DD}},$ regardless of the digital input level.

Power-Up Sequence

Because there are diodes to limit the voltage compliance at Terminals A, B, and W (Figure 40), it is important to power V_{DD}/V_{SS} first before applying any voltage to Terminals A, B, and W. Otherwise, the diode is forward-biased such that V_{DD}/V_{SS} are powered unintentionally. For example, applying 5 V across Terminals A and B prior to V_{DD} causes the V_{DD} terminal to exhibit 4.3 V. It is not destructive to the device, but it might affect the rest of the user's system. The ideal power-up sequence is GND, V_{DD}/V_{SS} , digital inputs, and V_A , V_B , and V_W . The order of powering V_A , V_B , V_W , and digital inputs is not important as long as they are powered after V_{DD}/V_{SS} .

Regardless of the power-up sequence and the ramp rates of the power supplies, once $V_{\rm DD}/V_{\rm SS}$ are powered, the power-on preset activates, which restores the EEMEM values to the RDAC registers.

Layout and Power Supply Bypassing

It is a good practice to employ compact, minimum lead-length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with 0.01 μ F to 0.1 μ F disk or chip ceramic capacitors. Low ESR, 1 μ F to 10 μ F tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance (see Figure 41).




Figure 41. Power Supply Bypassing

In Table 6, command bits are C0 to C3, address bits are A0 to A3, data bits D0 to D9 are applicable to RDAC, and D0 to D15 are applicable to EEMEM.

Table 6. 24-Bit Serial Data-Word

| | MSE | з с | omm | and B | yte 0 | | | | Data Byte 1 | | | | | | | Data Byte 0 | | | | | | | LSB | |
|-------|-----|-----|-----|-------|-------|----|----|----|-------------|-----|-----|-----|-----|-----|----|-------------|----|----|----|----|----|----|-----|----|
| RDAC | C3 | C2 | C1 | C0 | 0 | 0 | 0 | A0 | Х | Х | Х | Х | Х | Х | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| EEMEM | C3 | C2 | C1 | C0 | A3 | A2 | A1 | A0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Command instruction codes are defined in Table 7.

Table 7. Command Operation Truth Table^{1, 2, 3}

| | Com | mand | Byte | 0 | | | | | Data | Byte | 1 | | Data | a Byte | 0 | |
|-----------------------|-----|------|------|----|----|----|----|-----|------|------|----|----|------|--------|----|---|
| Command | B23 | | | | | | | B16 | B15 | | | B8 | B7 | | B0 | |
| Number | C3 | C2 | C1 | C0 | A3 | A2 | A1 | A0 | Х | | D9 | D8 | D7 | | D0 | Operation |
| 0 | 0 | 0 | 0 | 0 | Х | Х | Х | Х | Х | | Х | Х | Х | | Х | NOP: Do nothing. See Table 16. |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | A0 | x | | Х | Х | X | | Х | Restore EEMEM(A0) contents to RDAC(A0) register. This command leaves the device in the read program power state. To return the part to the idle state, perform NOP instruction 0. See Table 16. |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | A0 | х | | Х | Х | х | | Х | Store Wiper Setting: Store RDAC(A0) setting to EEMEM(A0). See Table 15. |
| 34 | 0 | 0 | 1 | 1 | A3 | A2 | A1 | A0 | D15 | | | D8 | D7 | | D0 | Store contents of Serial Register Data Bytes 0 and 1 (total 16 bits) to EEMEM(ADDR). See Table 18. |
| 4 ⁵ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | A0 | х | | Х | Х | х | | Х | Decrement 6 dB: Right-shift contents of RDAC(A0) register, stop at all 0s. |
| 5⁵ | 0 | 1 | 0 | 1 | х | Х | Х | Х | х | | Х | Х | х | | Х | Decrement all 6 dB: Right-shift contents of all RDAC registers, stop at all 0s. |
| 6 ⁵ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | A0 | х | | Х | Х | Х | | Х | Decrement contents of RDAC(A0) by 1, stop at all 0s. |
| 7 ⁵ | 0 | 1 | 1 | 1 | Х | х | Х | Х | х | | х | Х | х | | х | Decrement contents of all RDAC registers by 1, stop at all 0s. |
| 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | х | | Х | Х | х | | Х | Reset: Refresh all RDACs with their correspond- ing EEMEM previously stored values. |
| 9 | 1 | 0 | 0 | 1 | A3 | A2 | A1 | A0 | х | | Х | Х | х | | Х | Read contents of EEMEM (ADDR) from SDO output in the next frame. See Table 19. |
| 10 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | A0 | х | | Х | Х | х | | Х | Read RDAC wiper setting from SDO output in the next frame. See Table 20. |
| 11 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | A0 | х | | D9 | D8 | D7 | | D0 | Write contents of Serial Register Data Bytes 0 and 1 (total 10 bits) to RDAC(A0). See Table 14. |
| 12 ⁵ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | A0 | х | | Х | Х | х | | Х | Increment 6 dB: Left-shift contents of RDAC(A0), stop at all 1s. See Table 17. |
| 13 ⁵ | 1 | 1 | 0 | 1 | Х | Х | Х | Х | х | | Х | Х | х | | Х | Increment all 6 dB: Left-shift contents of all RDAC registers, stop at all 1s. |
| 14 ⁵ | 1 | 1 | 1 | 0 | 0 | 0 | 0 | A0 | х | | Х | Х | х | | Х | Increment contents of RDAC(A0) by 1, stop at all 1s. See Table 15. |
| 15⁵ | 1 | 1 | 1 | 1 | х | Х | Х | Х | х | | Х | Х | х | | Х | Increment contents of all RDAC registers by 1, stop at all 1s. |

¹ The SDO output shifts out the last 24 bits of data clocked into the serial register for daisy-chain operation. Exception: for any instruction following Instruction 9 or 10, the selected internal register data is present in Data Bytes 0 and 1. The instructions following Instructions 9 and 10 must also be a full 24-bit data-word to completely clock out the contents of the serial register.

² The RDAC register is a volatile scratchpad register that is refreshed at power-on from the corresponding nonvolatile EEMEM register.

³ Execution of these operations takes place when the \overline{CS} strobe returns to logic high.

⁴ Instruction 3 writes two data bytes (16 bits of data) to EEMEM. In the case of Addresses 0 and 1, only the last 10 bits are valid for wiper position setting.

⁵ The increment, decrement, and shift instructions ignore the contents of the shift register Data Bytes 0 and 1.

ADVANCED CONTROL MODES

The AD5235 digital potentiometer includes a set of user programming features to address the wide number of applications for these universal adjustment devices.

Key programming features include:

- Scratchpad programming to any desirable values
- Nonvolatile memory storage of the scratchpad RDAC register value in the EEMEM register
- Increment and decrement instructions for the RDAC wiper register
- Left and right bit shift of the RDAC wiper register to achieve ±6 dB level changes
- 26 extra bytes of user-addressable nonvolatile memory

Linear Increment and Decrement Instructions

The increment and decrement instructions (14, 15, 6, and 7) are useful for linear step-adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send just an increment or decrement command to the device. The adjustment can be individual or ganged control.

For an increment command, executing Instruction 14 automatically moves the wiper to the next resistance segment position. The master increment command, Instruction 15, moves all resistor wipers up by one position.

Logarithmic Taper Mode Adjustment

Four programming instructions produce logarithmic taper increment and decrement of the wiper position control by either individual or ganged control. The 6 dB increment is activated by Instructions 12 and 13, and the 6 dB decrement is activated by Instructions 4 and 5. For example, executing the increment Instruction 12 eleven times moves the wiper in 6 dB per step from 0% to full scale, R_{AB}. When the wiper position is near the maximum setting, the last 6 dB increment instruction causes the wiper to go to the full-scale 1023 code position. Further 6 dB per increment instructions do not change the wiper position beyond its full scale (see Table 8).

The 6 dB step increments and 6 dB step decrements are achieved by shifting the bit internally to the left or right, respectively. The following information explains the nonideal \pm 6 dB step adjustment under certain conditions. Table 8 illustrates the operation of the shifting function on the RDAC register data bits. Each table row represents a successive shift operation. Note that the left-shift 12 and 13 instructions were modified such that, if the data in the RDAC register is equal to zero and the data is shifted left, the RDAC register is then set to Code 1. Similarly, if the data in the RDAC register is greater than or equal to midscale and the data is shifted left, then the data in the RDAC register is automatically set to full scale. This makes the left-shift function as ideal a logarithmic adjustment as possible.

The right-shift 4 and 5 instructions are ideal only if the LSB is 0 (ideal logarithmic = no error). If the LSB is a 1, the right-shift function generates a linear half-LSB error, which translates to a number-of-bits dependent logarithmic error, as shown in Figure 42. The plot shows the error of the odd numbers of bits for the AD5235.

| Table 8. Detail Left-Shift and Right-Shift Functions for 6 dB |
|---|
| Step Increment and Decrement |

| | Left-Shift | Right-Shift | |
|--------------|--------------|--------------|--------------|
| | 00 0000 0000 | 11 1111 1111 | |
| | 00 0000 0001 | 01 1111 1111 | |
| | 00 0000 0010 | 00 1111 1111 | |
| | 00 0000 0100 | 00 0111 1111 | |
| | 00 0000 1000 | 00 0011 1111 | |
| Left-Shift | 00 0001 0000 | 00 0001 1111 | Right-Shift |
| (+6 dB/Step) | 00 0010 0000 | 00 0000 1111 | (–6 dB/Step) |
| | 00 0100 0000 | 00 0000 0111 | |
| | 00 1000 0000 | 00 0000 0011 | |
| | 01 0000 0000 | 00 0000 0001 | |
| | 10 0000 0000 | 00 0000 0000 | |
| | 11 1111 1111 | 00 0000 0000 | |
| | 11 1111 1111 | 00 0000 0000 | |

Actual conformance to a logarithmic curve between the data contents in the RDAC register and the wiper position for each right-shift 4 and 5 command execution contains an error only for odd numbers of bits. Even numbers of bits are ideal. The graph in Figure 42 shows plots of Log_Error [$20 \times \log_{10}$ (error/code)] for the AD5235. For example, Code 3 Log_Error = $20 \times \log_{10} (0.5/3) = -15.56$ dB, which is the worst case. The plot of Log_Error is more significant at the lower codes.




Figure 42. Plot of Log_Error Conformance for Odd Numbers of Bits Only (Even Numbers of Bits Are Ideal)

Using \overline{CS} to Re-Execute a Previous Command

Another subtle feature of the AD5235 is that a subsequent \overline{CS} strobe, without clock and data, repeats a previous command.

Using Additional Internal Nonvolatile EEMEM

The AD5235 contains additional user EEMEM registers for storing any 16-bit data such as memory data for other components, look-up tables, or system identification information. Table 9 provides an address map of the internal storage registers shown in the functional block diagram as EEMEM1, EEMEM2, and 26 bytes (13 addresses × 2 bytes each) of USER EEMEM.

| Table 9. EEMEM Address Map | | | | | | |
|----------------------------|---------|---|--|--|--|--|
| EEMEM No. | Address | EEMEM Content for | | | | |
| 1 | 0000 | RDAC1 ^{1,2} | | | | |
| 2 | 0001 | RDAC2 | | | | |
| 3 | 0010 | USER1 ³ | | | | |
| 4 | 0011 | USER2 | | | | |
| | | | | | | |
| 15 | 1110 | USER13 | | | | |
| 16 | 1111 | R _{AB1} Tolerance ⁴ | | | | |
| | | | | | | |

Table O FEMEN Address Ma

¹ RDAC data stored in EEMEM locations is transferred to the corresponding RDAC register at power-on, or when Instruction 1, Instruction 8, and PR are executed.

² Execution of Instruction 1 leaves the device in the read mode power consumption state. After the last Instruction 1 is executed, the user should perform a NOP, Instruction 0, to return the device to the low power idling state.

³ USERx are internal nonvolatile EEMEM registers available to store and retrieve constants and other 16-bit information using Instruction 3 and Instruction 9, respectively.

⁴ Read only.

Bit

Sign

Mag

D15

Sign

Calculating Actual End-to-End Terminal Resistance

The resistance tolerance is stored in the EEMEM register during factory testing. The actual end-to-end resistance can, therefore, be calculated, which is valuable for calibration, tolerance matching, and precision applications. Note that this value is read only and the RAB2 matches with RAB1, typically 0.1%.

The resistance tolerance in percentage is contained in the last 16 bits of data in EEMEM Register 15. The format is the sign magnitude binary format with the MSB designate for sign (0 =negative and 1 = positive), the next 7 MSB designate the integer number, and the 8 LSB designate the decimal number (see Table 11).

25010 1.1 1.4 For example, shows XXXX

| Table 11. Calculating End-to-End Terminal Resistance | • |
|--|---|
|--|---|

calculated as follows:

MSB: 1 = PositiveNext 7 LSB: 001 1100 = 28 8 LSB: 0000 1111 = $15 \times 2^{-8} = 0.06$ % Tolerance = 28.06% Therefore, $R_{AB ACTUAL} = 320.15 \text{ k}\Omega$

RDAC STRUCTURE

The patent-pending RDAC contains multiple strings of equal resistor segments with an array of analog switches that acts as the wiper connection. The number of positions is the resolution of the device. The AD5235 has 1024 connection points, allowing it to provide better than 0.1% settability resolution. Figure 43 shows an equivalent structure of the connections among the three terminals of the RDAC. The SW_A and SW_B are always on, while the switches SW(0) to SW($2^{N}-1$) are on one at a time, depending on the resistance position decoded from the data bits. Because the switch is not ideal, there is a 50 Ω wiper resistance, R_w. Wiper resistance is a function of supply voltage and temperature. The lower the supply voltage or the higher the temperature, the higher the resulting wiper resistance. Users should be aware of the wiper resistance dynamics, if accurate prediction of the output resistance is needed.




Figure 43. Equivalent RDAC Structure

25 kΩ

250 kΩ

| e, if $R_{AB_{RATED}} = 250 \text{ k}\Omega$ and the data in the SDO X XXXX 1001 1100 0000 1111, $R_{AB_{ACTUAL}}$ can be | | | | | | 102 | 4-Step | | | | 24.4 | | 244 | | |
|--|----------------|----------------|----------------|----------------|----------------|----------------|------------------|------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Calculatii | | | | _ | | | _ | | | | | | | | |
| D14 | D13 | D12 | D11 | D10 | D9 | D8 | _ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 2 ⁶ | 2 ⁵ | 2 ⁴ | 2 ³ | 2 ² | 2 ¹ | 2 ⁰ | • | 2 ⁻¹ | 2 ⁻² | 2 ⁻³ | 2 ⁻⁴ | 2 ⁻⁵ | 2 ⁻⁶ | 2 ⁻⁷ | 2 ⁻⁸ |
| | | 7 Bits fo | or Intege | r Numbe | r | | Decimal Point | | | 8 B | its for De | ecimal Nu | ımber | | |

Device Resolution

PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between Terminals A and B, R_{AB}, is available with 25 k Ω and 250 k Ω with 1024 positions (10-bit resolution). The final digits of the part number determine the nominal resistance value, for example, 25 k Ω = 25; 250 k Ω = 250.

The 10-bit data-word in the RDAC latch is decoded to select one of the 1024 possible settings. The following discussion describes the calculation of resistance R_{WB} at different codes of a 25 k Ω part. The wiper's first connection starts at Terminal B for data 0x000. $R_{WB}(0)$ is 50 Ω because of the wiper resistance, and it is independent of the nominal resistance. The second connection is the first tap point where $R_{WB}(1)$ becomes 24.4 Ω + 50 Ω = 74.4 Ω for data 0x001. The third connection is the next tap point representing $R_{WB}(2)$ = 48.8 Ω + 50 Ω = 98.8 Ω for data 0x002, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $R_{WB}(1023)$ = 25026 Ω . See Figure 43 for a simplified diagram of the equivalent RDAC circuit. When R_{WB} is used, Terminal A can be left floating or tied to the wiper.




Figure 44. R_{WA}(D) and R_{WB}(D) vs. Decimal Code

The general equation that determines the programmed output resistance between Wx and Bx is

$$R_{WA}(D) = \frac{D}{1024} \times R_{AB} + R_W \tag{1}$$

where:

D is the decimal equivalent of the data contained in the RDAC register.

 R_{AB} is the nominal resistance between Terminals A and B.

 R_W is the wiper resistance.

For example, the output resistance values in Table 12 are set for the given RDAC latch codes (applies to $R_{AB} = 25 \text{ k}\Omega$ digital potentiometers).

| Table 12. R_{WB} (D) at Selected Codes for $R_{AB} = 25 \text{ k}\Omega$ | |
|--|--|
|--|--|

| D (DEC) | R _{WB} (D) (Ω) | Output State |
|---------|-------------------------|-------------------------------------|
| 1023 | 25,026 | Full scale |
| 512 | 12,550 | Midscale |
| 1 | 74.4 | 1 LSB |
| 0 | 50 | Zero scale (wiper contact resistor) |

Note that, in the zero-scale condition, a finite wiper resistance of 50 Ω is present. Care should be taken to limit the current flow between W and B in this state to no more than 20 mA to avoid degradation or possible destruction of the internal switches.

Like the mechanical potentiometer that the RDAC replaces, the AD5235 part is totally symmetrical. The resistance between Wiper W and Terminal A also produces a digitally controlled complementary resistance, R_{WA}. Figure 44 shows the symmetrical programmability of the various terminal connections. When R_{WA} is used, Terminal B can be left floating or tied to the wiper. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value.

The general transfer equation for this operation is

$$R_{WA}(D) = \frac{1024 - D}{1024} \times R_{AB} + R_W$$
(2)

For example, the output resistance values in Table 13 are set for the given RDAC latch codes (applies to $R_{AB} = 25 \text{ k}\Omega$ digital potentiometers).

| D (DEC) | R _{WA} (D) (Ω) | Output State |
|---------|-------------------------|---------------------------------------|
| 1023 | 74.4 | Full scale |
| 512 | 12,550 | Midscale |
| 1 | 25,026 | 1 LSB |
| 0 | 25,050 | Zero scale (wiper contact resistance) |

The typical distribution of R_{AB} from channel to channel is $\pm 0.2\%$ within the same package. Device-to-device matching is process lot dependent upon the worst case of $\pm 30\%$ variation. However, the change in R_{AB} with temperature has a 35 ppm/°C temperature coefficient.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer can be configured to generate an output voltage at the wiper terminal that is proportional to the input voltages applied to Terminals A and B. For example, connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the wiper that can be any value from 0 V to 5 V. Each LSB of voltage is equal to the voltage applied across Terminal AB divided by the 2^{N} position resolution of the potentiometer divider.

Because AD5235 can also be supplied by dual supplies, the general equation defining the output voltage at V_W with respect to ground for any given input voltages applied to Terminals A and B is

$$V_W(D) = \frac{D}{1024} \times V_{AB} + V_B \tag{3}$$

Equation 3 assumes that V_W is buffered so that the effect of wiper resistance is minimized. Operation of the digital potention ometer in divider mode results in more accurate operation over temperature. Here, the output voltage is dependent on the ratio of the internal resistors and not the absolute value; therefore, the drift improves to 15 ppm/°C. There is no voltage polarity restriction between Terminals A, B, and W as long as the terminal voltage (V_{TERM}) stays within $V_{SS} < V_{TERM} < V_{DD}$.

PROGRAMMING EXAMPLES

The following programming examples illustrate a typical sequence of events for various features of the AD5235. See Table 7 for the instructions and data-word format. The instruction numbers, addresses, and data appearing at the SDI and SDO pins are in hexadecimal format.

| | Tuble TI: Serutenpud Tiogramming | | | | | | |
|----------|----------------------------------|---|--|--|--|--|--|
| SDI | SDO | Action | | | | | |
| 0xB00100 | 0xXXXXXX | Writes data 0x100 into RDAC1 register, Wiper W1 moves to 1/4 full-scale position. | | | | | |
| 0xB10200 | 0xB00100 | Loads data 0x200 into RDAC2 register, Wiper W2 moves to 1/2 full-scale position. | | | | | |

Table 14. Scratchpad Programming

Table 15. Incrementing RDAC Followed by Storing theWiper Setting to EEMEM

| SDI | SDO | Action |
|----------|----------|---|
| 0xB00100 | 0xXXXXXX | Writes data 0x100 into RDAC1 register, Wiper W1 moves to 1/4 full- scale position. |
| 0xE0XXXX | 0xB00100 | Increments RDAC1 register by one to 0x101. |
| 0xE0XXXX | 0xE0XXXX | Increments RDAC1 register by one to 0x102. Continue until desired wiper position is reached. |
| 0x20XXXX | 0xXXXXXX | Stores RDAC2 register d <u>ata</u> into EEMEM1. Optionally tie WP to GND to protect EEMEM values. |

The EEMEM values for the RDACs can be restored by poweron, by strobing the \overline{PR} pin, or by the two commands shown in Table 16.

| SDI | SDO | Action | | |
|----------|----------|--|--|--|
| 0x10XXXX | 0xXXXXXX | Restores the EEMEM1 value to the RDAC1 register. | | |
| 0x00XXXX | 0x10XXXX | NOP. Recommended step to minimize power consumption. | | |

Table 17. Using Left-Shift by One to Increment 6 dB Steps

| SDI | SDO | Action | | |
|----------|----------|---|--|--|
| 0xC0XXXX | 0xXXXXXX | Moves Wiper 1 to double the present data contained in the RDAC1 register. | | |
| 0xC1XXXX | 0xC0XXXX | Moves Wiper 2 to double the present data contained in the RDAC2 register. | | |

Table 18. Storing Additional User Data in EEMEM

| SDI | SDO | Action | | |
|----------|----------|--|--|--|
| 0x32AAAA | 0xXXXXXX | Stores data 0xAAAA in the extra EEMEM location USER1. (Allowable to address in 13 locations with a maximum of 16 bits of data.) | | |
| 0x335555 | 0x32AAAA | Stores data 0x5555 in the extra EEMEM location USER2. (Allowable to address in 13 locations with a maximum of 16 bits of data.) | | |

Table 19. Reading Back Data from Memory Locations

| SDI | SDO | Action |
|----------|----------|--|
| 0x92XXXX | 0xXXXXXX | Prepares data read from USER1 EEMEM location. |
| 0x00XXXX | 0x92AAAA | NOP Instruction 0 sends a 24-bit word out of SDO, where the last 16 bits contain the contents in USER1 EEMEM location. The NOP command ensures that the device returns to the idle power dissipation state. |

Table 20. Reading Back Wiper Settings

| <u> </u> | | | | | | |
|----------|----------|---|--|--|--|--|
| SDI | SDO | Action | | | | |
| 0xB00200 | 0xXXXXXX | Writes RDAC1 to midscale. | | | | |
| 0xC0XXXX | 0xB00200 | Doubles RDAC1 from midscale to full scale. | | | | |
| 0xA0XXXX | 0xC0XXXX | Prepares reading wiper setting from RDAC1 register. | | | | |
| 0xXXXXXX | 0xA003FF | Reads back full-scale value from SDO. | | | | |

AD5235EVAL EVALUATION KIT

Analog Devices offers a user-friendly AD5235EVAL evaluation kit that can be controlled by a personal computer through a printer port. The driving program is self-contained; no programming languages or skills are needed.

APPLICATIONS BIPOLAR OPERATION FROM DUAL SUPPLIES

The AD5235 can be operated from dual supplies ± 2.5 V, which enables control of ground referenced ac signals or bipolar operation. AC signals as high as V_{DD}/V_{SS} can be applied directly across Terminals A to B with output taken from Terminal W. See Figure 45 for a typical circuit connection.




Figure 45. Bipolar Operation from Dual Supplies

GAIN CONTROL COMPENSATION

A digital potentiometer is commonly used in gain control such as the noninverting gain amplifier shown in Figure 46.




Figure 46. Typical Noninverting Gain Amplifier

When RDAC B terminal parasitic capacitance is connected to the op amp noninverting node, it introduces a zero for the $1/6_{\rm O}$ term with 20 dB/dec, while a typical op amp GBP has -20 dB/dec characteristics. A large R2 and finite C1 can cause this zero's frequency to fall well below the crossover frequency. Therefore, the rate of closure becomes 40 dB/dec, and the system has a 0° phase margin at the crossover frequency. The output can ring or oscillate, if an input is a rectangular pulse or step function. Similarly, it is also likely to ring when switching between two gain values; this is equivalent to a stop change at the input.

Depending on the op amp GBP, reducing the feedback resistor might extend the zero's frequency far enough to overcome the problem. A better approach is to include a compensation capacitor, C2, to cancel the effect caused by C1. Optimum compensation occurs when $R1 \times C1 = R2 \times C2$. This is not an option because of the variation of R2. As a result, one can use the relationship above and scale C2 as if R2 were at its maximum value. Doing this might overcompensate and compromise the performance when R2 is set at low values. On the other hand, it avoids the ringing or oscillation at the worst case. For critical applications, C2 should be found empirically to suit the need. In general, C2 in the range of a few pF to no more than a few tenths of pF is usually adequate for the compensation.

Similarly, W–A terminal capacitances are connected to the output (not shown); their effect at this node is less significant and the compensation can be avoided in most cases.

HIGH VOLTAGE OPERATION

The digital potentiometer can be placed directly in the feedback or input path of an op amp for gain control, provided that the voltage across Terminals A–B, W–A, or W–B does not exceed |5 V|. When high voltage gain is needed, users should set a fixed gain in an op amp and let the digital potentiometer control the adjustable input. Figure 47 shows a simple implementation.




Figure 47. 15 V Voltage Span Control

Similarly, a compensation capacitor C might be needed to dampen the potential ringing when the digital potentiometer changes steps. This effect is prominent when stray capacitance at the inverted node is augmented by a large feedback resistor. Usually, a pF Capacitor C is adequate to combat the problem.

DAC

For DAC operation (Figure 48), it is common to buffer the output of the digital potentiometer unless the load is much larger than R_{WB} . The buffer serves the purpose of impedance conversion and can drive heavier loads.




Figure 48. Unipolar 10-Bit DAC

BIPOLAR PROGRAMMABLE GAIN AMPLIFIER

For applications requiring bipolar gain, Figure 49 shows one implementation. Digital potentiometer U1 sets the adjustment range; the wiper voltage V_{W2} can, therefore, be programmed between V_i and $-KV_i$ at a given U2 setting. Configure A2 as a noninverting amplifier that yields a transfer function:

$$\frac{V_O}{V_I} = \left(1 + \frac{R^2}{R^1}\right) \times \left(\frac{D^2}{1024} \times (1+K) - K\right)$$
(4)

where *K* is the ratio of R_{WB1}/R_{WA1} set by U1.




Figure 49. Bipolar Programmable Gain Amplifier

In the simpler (and much more usual) case where K = 1, V_0 is simplified to

$$V_O = \left(1 + \frac{R2}{R1}\right) \left(\frac{2D_2}{1024} - 1\right) \times V_i \tag{5}$$

Table 21 shows the result of adjusting D2, with A2 configured as a unity gain, a gain of 2, and a gain of 10. The result is a bipolar amplifier with linearly programmable gain and 1024-step resolution.

| D | R1 = ∞, R2 = 0 | R1 = R2 | R2 = 9 R1 | | | |
|------|----------------|---------|-----------|--|--|--|
| 0 | -1 | -2 | -10 | | | |
| 256 | -0.5 | -1 | -5 | | | |
| 512 | 0 | 0 | 0 | | | |
| 768 | 0.5 | 1 | 5 | | | |
| 1023 | 0.992 | 1.984 | 9.92 | | | |

10-BIT BIPOLAR DAC

If the circuit in Figure 49 is changed with the input taken from a precision reference, U1 is set to midscale, and A2 is configured as a buffer, a 10-bit bipolar DAC can be realized (Figure 48). Compared to the conventional DAC, this circuit offers comparable resolution, but not the precision because of the wiper resistance effects. Degradation of the nonlinearity and temperature coefficient is prominent near the low values of the adjustment range. On the other hand, this circuit offers a unique

nonvolatile memory feature that in some cases outweighs any shortfall in precision.

Without consideration of the wiper resistance, the output of this circuit is approximately

$$V_{O} = \left(\frac{2D_2}{1024} - 1\right) \times V_{REF} \tag{6}$$




Figure 50. 10-Bit Bipolar DAC

PROGRAMMABLE VOLTAGE SOURCE WITH BOOSTED OUTPUT

For applications that require high current adjustment, such as a laser diode driver or tunable laser, a boosted voltage source can be considered (see Figure 51).




Figure 51. Programmable Booster Voltage Source

In this circuit, the inverting input of the op amp forces the V_{OUT} to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the N-Ch FET N₁. N₁ power handling must be adequate to dissipate $(V_i - V_O) \times I_L$ power. This circuit can source a maximum of 100 mA with a 5 V supply.

For precision applications, a voltage reference such as ADR421, ADR03, or ADR370 can be applied at Terminal A of the digital potentiometer.

PROGRAMMABLE CURRENT SOURCE

A programmable current source can be implemented with the circuit shown in Figure 52.




Figure 52. Programmable Current Source

REF191 is a unique low supply headroom and high current handling precision reference that can deliver 20 mA at 2.048 V. The load current is simply the voltage across Terminals B–W of the digital potentiometer divided by R_s :

$$I_L = \frac{V_{REF} \times D}{R_s \times 1024} \tag{7}$$

The circuit is simple, but be aware that there are two issues. First, dual-supply op amps are ideal, because the ground potential of REF191 can swing from -2.048 V at zero scale to V_L at full scale of the potentiometer setting. Although the circuit works under single supply, the programmable resolution of the system is reduced by half. Second, the voltage compliance at V_L is limited to 2.5 V or equivalently a 125 Ω load. Should higher voltage compliance be needed, users can consider digital potentiometers AD5260, AD5280, and AD7376. Figure 53 shows an alternate circuit for high voltage compliance.

To achieve higher current, such as when driving a high power LED, the user can replace the U1 with an LDO, reduce R_s, and add a resistor in series with the digital potentiometer's A terminal. This limits the potentiometer's current and increases the current adjustment resolution.

PROGRAMMABLE BIDIRECTIONAL CURRENT SOURCE

For applications that require bidirectional current control or higher voltage compliance, a Howland current pump can be a solution (Figure 53). If the resistors are matched, the load current is

$$I_L = \frac{\frac{R2A + R2B}{R1}}{R2B} \times V_W \tag{8}$$




Figure 53. Programmable Bidirectional Current Source

R2B, in theory, can be made as small as necessary to achieve the current needed within the A2 output current-driving capability. In this circuit, OP2177 delivers ± 5 mA in either direction, and the voltage compliance approaches 15 V. Without the additions of C1 and C2, the output impedance (looking into V_L) can be shown as

$$Z_0 = \frac{R1' R2B (R1 + R2A)}{R1 R2' - R1' (R2A + R2B)}$$
(9)

 Z_0 can be infinite, if resistors R1' and R2' match precisely with R1 and R2A + R2B, respectively, which is desirable. On the other hand, Z_0 can be negative, if the resistors are not matched and cause oscillation. As a result, C1, in the range of a few pF, is needed to prevent oscillation from the negative impedance.

PROGRAMMABLE LOW-PASS FILTER

In analog-to-digital conversions, it is common to include an antialiasing filter to band limit the sampling signal. The dualchannel AD5235 can, therefore, be used to construct a secondorder Sallen-Key low-pass filter, as shown in Figure 54.




Figure 54. Sallen-Key Low-Pass Filter

The design equations are

$$\frac{V_O}{V_i} = \frac{\omega_f^2}{S^2 + \frac{\omega_f}{Q}S + \omega_f^2}$$
(10)

$$\omega_O = \sqrt{\frac{1}{RIR2CIC2}} \tag{11}$$

$$Q = \frac{1}{R1C1} + \frac{1}{R2C2}$$
(12)

Users can first select some convenient values for the capacitors. To achieve maximally flat bandwidth, where Q = 0.707, let *C1* be twice the size of *C2* and let *R1* equal *R2*. As a result, the user can adjust *R1* and *R2* concurrently to the same setting to achieve the desirable bandwidth.

PROGRAMMABLE OSCILLATOR

In a classic Wien-bridge oscillator, shown in Figure 55, the Wien network (R, R'C, C') provides positive feedback, while R1 and R2 provide negative feedback.




Figure 55. Programmable Oscillator with Amplitude Control

At the resonant frequency, f_0 , the overall phase shift is zero, and the positive feedback causes the circuit to oscillate. With R = R', C = C', and $R2 = R2A / (R2B + R_{DIODE})$, the oscillation frequency is

$$\omega_O = \frac{1}{RC} \text{ or } f_O = \frac{1}{2\pi RC}$$
(13)

where *R* is equal to R_{WA} such that

$$R = \frac{1024 - D}{1024} R_{AB} \tag{14}$$

At resonance, setting

$$\frac{R2}{R1} = 2 \tag{15}$$

balances the bridge. In practice, R2/R1 should be set slightly larger than 2 to ensure that the oscillation can start. On the other hand, the alternate turn-on of the diodes D1 and D2 ensures that R2/R1 is smaller than 2, momentarily stabilizing the oscillation. Once the frequency is set, the oscillation amplitude can be turned by *R2B*, because

$$\frac{2}{3}V_O = I_D R 2B + V_D \tag{16}$$

 V_O , I_D , and V_D are interdependent variables. With proper selection of *R2B*, an equilibrium is reached such that V_{WF} converges. *R2B* can be in series with a discrete resistor to increase the amplitude, but the total resistance cannot be too large to saturate the output.

In both circuits shown in Figure 54 and Figure 55, the frequency tuning requires that both RDACs be adjusted concurrently to the same settings. Because the two channels might be adjusted one at a time, an intermediate state occurs that might not be acceptable for some applications. Of course, the increment/ decrement instructions (5, 7, 13, and 15) can all be used. Different devices can also be used in daisy-chain mode so that parts can be programmed to the same settings simultaneously.

OPTICAL TRANSMITTER CALIBRATION WITH ADN2841

The AD5235, together with the multirate 2.7 Gbps laser diode driver ADN2841, forms an optical supervisory system in which the dual digital potentiometers can be used to set the laser average optical power and extinction ratio (Figure 56). AD5235 is particularly suited for the optical parameter settings because of its high resolution and superior temperature coefficient characteristics.




Figure 56. Optical Supervisory System

The ADN2841 is a 2.7 Gbps laser diode driver that uses a unique control algorithm to manage the laser's average power and extinction ratio after the laser's initial factory calibration. The ADN2841 stabilizes the laser's data transmission by continuously monitoring its optical power and correcting the variations caused by temperature and the laser's degradation over time. In the ADN2841, the I_{MPD} monitors the laser diode current. Through its dual loop power and extinction ratio

control calibrated by the AD5235's dual RDACs, the internal driver controls the bias current, I_{BIAS} , and consequently the average power. It also regulates the modulation current, I_{MODP} , by changing the modulation current linearly with slope efficiency. Any changes in the laser threshold current or slope efficiency are, therefore, compensated. As a result, this optical supervisory system minimizes the laser characterization efforts and, therefore, enables designers to apply comparable lasers from multiple sources.

RESISTANCE SCALING

The AD5235 offers 25 k Ω or 250 k Ω nominal resistance. For users who need lower resistance but must still maintain the number of adjustment steps, they can parallel multiple devices. For example, Figure 57 shows a simple scheme of paralleling two channels of RDACs. To adjust half the resistance linearly per step, users need to program both RDACs concurrently with the same settings.




Figure 57. Reduce Resistance by Half with Linear Adjustment Characteristics

In voltage divider mode, by paralleling a discrete resistor as shown in Figure 58, a proportionately lower voltage appears at Terminal A-to-B. This translates into a finer degree of precision, because the step size at Terminal W is smaller. The voltage can be found as follows:

$$V_W(D) = \frac{(R_{AB} / / R_2)}{R_3 + R_{AB} / / R_2} \times \frac{D}{1024} \times V_{DD}$$
(17)

Figure 58. Lowering the Nominal Resistance

Figure 57 and Figure 58 show that the digital potentiometers change steps linearly. On the other hand, pseudolog taper adjustment is usually preferred in applications such as audio control. Figure 59 shows another type of resistance scaling. In this configuration, the smaller the R2 with respect to R_{AB}, the more the pseudolog taper characteristic of the circuit behaves.



Figure 59. Resistor Scaling with Pseudo Log Adjustment Characteristics

The equation is approximated as

$$R_{eq} = \frac{D \times R_{AB} + 51200}{D \times R_{AB} + 51200 + 1024 \times R}$$
(18)

Users should also be aware of the need for tolerance matching as well as for temperature coefficient matching of the components.

RESISTANCE TOLERANCE, DRIFT, AND TEMPERATURE COEFFICIENT MISMATCH CONSIDERATIONS

In a rheostat mode operation such as gain control (see Figure 60), the tolerance mismatch between the digital potentiometer and the discrete resistor can cause repeatability issues among various systems. Because of the inherent matching of the silicon process, it is practical to apply the dual-channel device in this type of application. As such, R1 can be replaced by one of the channels of the digital potentiometer and programmed to a specific value. R2 can be used for the adjustable gain. Although it adds cost, this approach minimizes the tolerance and temperature coefficient mismatch between R1 and R2. This approach also tracks the resistance drift over time. As a result, these less than ideal parameters become less sensitive to system variations.




Figure 60. Linear Gain Control with Tracking Resistance Tolerance, Drift, and Temperature Coefficient

Note that the circuit in Figure 61 can track tolerance, temperature coefficient, and drift in this particular application. The characteristic of the transfer function is, however, a pseudologarithmic rather than a linear gain function.




Figure 61. Nonlinear Gain Control with Tracking Resistance Tolerance and Drift

RDAC CIRCUIT SIMULATION MODEL

The internal parasitic capacitances and the external capacitive loads dominate the ac characteristics of the RDACs. Configured as a potentiometer divider, the -3 dB bandwidth of the AD5235 (25 k Ω resistor) measures 125 kHz at half-scale. Figure 14 provides the large signal BODE plot characteristics of the two available resistor versions, 25 k Ω and 250 k Ω . A parasitic simulation model is shown in Figure 62.





Figure 62. RDAC Circuit Simulation Model (RDAC = $25 k\Omega$)

The following code provides a macro model net list for the 25 k RDAC:

.PARAM D = 1024, RDAC = 25E3 .SUBCKT DPOT (A, W, B) CA 0 11E-12 Α RWA А W {(1-D/1024)* RDAC + 50} CW W 0 80E-12 {D/1024 * RDAC + 50} RWB W В СВ В 0 11E-12 * .ENDS DPOT

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153AB

Figure 63. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

| Model | R _{WB_FS} (kΩ) | RDNL | RINL | Temperature Range | Package Description | Package Option | Ordering Quantity | Branding ¹ |
|--------------------------------|----------------------------|------|------|----------------------|------------------------|-------------------|----------------------|-----------------------|
| AD5235BRU25 | 25 | ±2 | ±4 | -40°C to +85°C | TSSOP-16 | RU-16 | 96 | 5235B25 |
| AD5235BRU25-RL7 | 25 | ±2 | ±4 | -40°C to +85°C | TSSOP-16 | RU-16 | 1,000 | 5235B25 |
| AD5235BRUZ25 ² | 25 | ±2 | ±4 | -40°C to +85°C | TSSOP-16 | RU-16 | 96 | 5235B25 |
| AD5235BRUZ25-RL7 ² | 25 | ±2 | ±4 | -40°C to +85°C | TSSOP-16 | RU-16 | 1,000 | 5235B25 |
| AD5235BRU250 | 250 | ±2 | ±4 | -40°C to +85°C | TSSOP-16 | RU-16 | 96 | 5235B250 |
| AD5235BRU250-RL7 | 250 | ±2 | ±4 | -40°C to +85°C | TSSOP-16 | RU-16 | 1,000 | 5235B250 |
| AD5235BRUZ250 ² | 250 | ±2 | ±4 | -40°C to +85°C | TSSOP-16 | RU-16 | 96 | 5235B250 |
| AD5235BRUZ250-RL7 ² | 250 | ±2 | ±4 | -40°C to +85°C | TSSOP-16 | RU-16 | 1,000 | 5235B250 |
| AD5235EVAL25 | 25 | | | | | | 1 | |
| AD5235EVAL250 | 250 | | | | | | 1 | |

¹ Line 1 contains the ADI logo followed by the date code, YYWW. Line 2 contains the model number followed by the end-to-end resistance value (note: D = 250 kΩ). —OR—

Line 1 contains the model number. Line 2 contains the ADI logo followed by the end-to-end resistance value. Line 3 contains the date code, *YYWW*. ${}^{2}Z = Pb$ -free part.

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02816–0–7/04(B)



www.analog.com