

Vishay Siliconix

## P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)		
	$0.039$ at $V_{GS} = -4.5 \text{ V}$	- 4.7		
- 20	0.052 at V <sub>GS</sub> = - 2.5 V	- 4.1		
	0.068 at V <sub>GS</sub> = - 1.8 V	- 3.5		

#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Available
- TrenchFET® Power MOSFET


## Pb-free Available

## RoHS'

HALOGEN
FREE
Available

#### **APPLICATIONS**

- · Load Switch
- PA Switch



See Little Foot footprint below.

Ordering Information: Si2323DS-T1

Si2323DS-T1-E3 (Lead (Pb)-free)

Si2323DS-T1-GE3 (Lead (Pb)-free and Halogen-free)

<b>ABSOLUTE MAXIMUM RATINGS</b>	Γ <sub>A</sub> = 25 °C, unle	ss otherwise i	noted		
Parameter		Symbol	5 s	Steady State	Unit
Drain-Source Voltage		V <sub>DS</sub>	- 20		V
Gate-Source Voltage		V <sub>GS</sub>	± 8		V
Continuous Dunin Comment /T 450 9008 b	T <sub>A</sub> = 25 °C	- I <sub>D</sub>	- 4.7	- 3.7	
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>a, b</sup>	T <sub>A</sub> = 70 °C		- 3.8	- 2.9	
Pulsed Drain Current		I <sub>DM</sub>	- 20		Α
Continuous Source Current (Diode Conduction) <sup>a, b</sup>		I <sub>S</sub>	- 1.0	- 0.6	İ
a h	T <sub>A</sub> = 25 °C	P <sub>D</sub>	1.25	0.75	w
Maximum Power Dissipation <sup>a, b</sup>	T <sub>A</sub> = 70 °C		0.8	0.48	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55	to 150	°C

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Mariana baratian ta Ambianta	t ≤ 5 s	R <sub>thJA</sub>	75	100		
Maximum Junction-to-Ambient <sup>a</sup>	Steady State	' ¹thJA	120	166	°C/W	
Maximum Junction-to-Foot (Drain)	Steady State	R <sub>thJF</sub>	40	50		

#### Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Pulse width limited by maximum junction temperature.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply.

### **Si2323DS**

## Vishay Siliconix



<b>SPECIFICATIONS</b> $T_J = 25$ °C, unless otherwise noted								
			Limits					
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit		
Static								
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	- 20			V		
Gate-Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = -250 \mu A$	- 0.40		- 1.0	v		
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 8 V$			± 100	nA		
Zana Oata Vallana Busin Oamani	lana	V <sub>DS</sub> = - 16 V, V <sub>GS</sub> = 0 V			- 1			
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = - 16 V, $V_{GS}$ = 0 V, $T_J$ = 55 °C			- 10	μΑ		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	- 20			Α		
		$V_{GS} = -4.5 \text{ V}, I_D = -4.7 \text{ A}$		0.031	0.039	Ω		
Drain-Source On-Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 2.5 V, I <sub>D</sub> = - 4.1 A		0.041	0.052			
		V <sub>GS</sub> = - 1.8 V, I <sub>D</sub> = - 2.0 A		0.054	0.068			
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = -5 \text{ V}, I_D = -4.7 \text{ A}$		16		S		
Diode Forward Voltage	$V_{SD}$	I <sub>S</sub> = - 1.0 A, V <sub>GS</sub> = 0 V		- 0.7	- 1.2	V		
Dynamic <sup>b</sup>								
Total Gate Charge	Qg	V 40VV 45V		12.5	19			
Gate-Source Charge	$Q_{gs}$	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}$ $I_{D} \cong -4.7 \text{ A}$		1.7		nC		
Gate-Drain Charge	$Q_{gd}$	D= 4.7 A		3.3		1		
Input Capacitance	C <sub>iss</sub>			1020		pF		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		191				
Reverse Transfer Capacitance	C <sub>rss</sub>			140		1		
Switching <sup>c</sup>			•	•				
Turn-On Time	t <sub>d(on)</sub>	V 40V B 40 5		25	40			
	t <sub>r</sub>	$V_{DD}$ = - 10 V, $R_L$ = 10 Ω $I_D \cong$ - 1.0 A, $V_{GEN}$ = - 4.5 V		43	65			
Turn-Off Time	t <sub>d(off)</sub>	$I_D = -1.0 \text{ A}, V_{GEN} = -4.5 \text{ V}$ $R_G = 6 \Omega$		71	110	ns		
	t <sub>f</sub>	· ·G = 5 22		48	75			

#### Notes:

- a. Pulse test: PW  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- b. For DESIGN AID ONLY, not subject to production testing.
- c. Switching time is essentially independent of operating temperature.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.









#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




#### Output Characteristics




On-Resistance vs. Drain Current



V<sub>GS</sub> - Gate-to-Source Voltage (V) **Transfer Characteristics** 



 $V_{\text{DS}}$  - Drain-to-Source Voltage (V)




On-Resistance vs. Junction Temperature


### Vishay Siliconix


# VISHAY

#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





#### Source-Drain Diode Forward Voltage





On-Resistance vs. Gate-to-Source Voltage






Safe Operating Area



#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?72024">www.vishay.com/ppg?72024</a>.



Vishay

#### **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com





## **Mounting LITTLE FOOT® SOT-23 Power MOSFETs**

Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See part drawing below.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/doc?72286), for the basis of the pad design for a LITTLE FOOT SOT-23 power MOSFET footprint. In converting this footprint to the pad set for a power device, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

The electrical connections for the SOT-23 are very simple. Pin 1 is the gate, pin 2 is the source, and pin 3 is the drain. As in the other LITTLE FOOT packages, the drain pin serves the additional function of providing the thermal connection from the package to the PC board. The total cross section of a copper trace connected to the drain may be adequate to carry the current required for the application, but it may be inadequate thermally. Also, heat spreads in a circular fashion from the heat source. In this case the drain pin is the heat source when looking at heat spread on the PC board.

Figure 1 shows the footprint with copper spreading for the SOT-23 package. This pattern shows the starting point for utilizing the board area available for the heat spreading copper. To create this pattern, a plane of copper overlies the drain pin and provides planar copper to draw heat from the drain lead and start the process of spreading the heat so it can be dissipated into the

ambient air. This pattern uses all the available area underneath the body for this purpose.




FIGURE 1. Footprint With Copper Spreading

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low-impedance path for heat to move away from the device.

Vishay Siliconix

#### SOT-23 (TO-236): 3-LEAD







Dim	MILLI	METERS	INCHES			
	Min	Max	Min	Max		
Α	0.89	1.12	0.035	0.044		
A <sub>1</sub>	0.01	0.10	0.0004	0.004		
A <sub>2</sub>	0.88	1.02	0.0346	0.040		
b	0.35	0.50	0.014	0.020		
С	0.085	0.18	0.003	0.007		
D	2.80	3.04	0.110	0.120		
E	2.10	2.64	0.083	0.104		
E <sub>1</sub>	1.20	1.40	0.047	0.055		
е	0.95 BSC		0.0374 Ref			
e <sub>1</sub>	1.90 BSC		0.074	0.0748 Ref		
L	0.40	0.60	0.016	0.024		
L <sub>1</sub>	0.64 Ref		0.025 Ref			
S	0.50 Ref		0.020 Ref			
q	3°	8°	3°	8°		
FCN: S-03946-Rev K 09-	lul-01	•				

ECN: S-03946-Rev. K, 09-Jul-01

DWG: 5479

Document Number: 71196 www.vishay.com 09-Jul-01